Supertex inc.



P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- High input impedance and high gain
- Excellent thermal stability
- Integral source-to-drain diode

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

General Description

The Supertex VP2450 is an enhancement-mode (normallyoff) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Packa	ge Options	BV _{DSS} /BV _{DGS}	R _{DS(ON)}	D(ON)				
	TO-92	TO-243AA (SOT-89)		(max) (Ω)	(min) (mA)				
VP2450	VP2450N3-G	VP2450N8-G	-500	30	-200				
\mathbb{R}	e is RoHS compliant ('Green')	ine i	Pin Configurations						
Parameter Drain-to-Sou		Value BV _{DSS}	TO-92 (N3)	^{GATE} TO-243AA (SOT-89) (N8)					
Drain-to-Gate	5	BV _{DGS}	Product Marki	ng					
Gate-to-Sour	ce voltage	±20V	SiVP	YY = Year Sealed					
Operating an	d storage temperature	-55°C to +150°C	2 4 5 0 YYWW	WW = Week Sealed = "Green" Packag	ging				
Soldering ten	nperature*	300°C	Package may or may not ir	nclude the following marks: Si					
nay occur. Function operation of the dev voltages are referen	Ratings are those values beyond nal operation under these condition vice at the absolute rating level mo need to device ground. In from case for 10 seconds.	ns is not implied. Continuous	TO-92 (N3) <u>VP4EW</u> W = Code for week sealed = "Green" Packaging Packages may or may not include the following marks: Si or (*) TO-243AA (SOT-89) (N8)						

Thermal Characteristics

Package	l _D (continuous) [†] (mA)	Ι _D (pulsed) (mA)	Power Dissipation @T _c = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	l _{DR} ⁺ (mA)	l _{DRM} (mA)
TO-92	-100	-300	1.0	125	170	-100	-300
TO-243AA (SOT-89)	-160	-800	1.6 [‡]	15	78	-160	-800

†

 $I_{_{D}}$ (continuous) is limited by max rated $T_{_{f}}$. Mounted on FR5 board, 25mm x 25mm x 1.57mm. ‡

Electrical Characteristics (T₄ = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	-500	-	-	V	V _{GS} = 0V, I _D = -250µA
V _{GS(th)}	Gate threshold voltage	-1.5	-	-3.5	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	-4.8	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$
I _{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	-10	μA	V_{GS} = 0V, V_{DS} = Max Rating
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
1	On state drain surrant	-75	-	-	m ^	V _{GS} = -4.5V, V _{DS} = -15V
I _{D(ON)}	On-state drain current	-200	-	-	mA	V _{GS} = -10V, V _{DS} = -15V
D	Static drain-to-source on-state resistance		-	35	Ω	V _{GS} = -4.5V, I _D = -50mA
R _{DS(ON)}		-	-	30	12	V _{GS} = -10V, I _D = -100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	0.75	%/°C	V _{GS} = -10V, I _D = -100mA
G _{FS}	Forward transductance	150	320	-	mmho	V _{DS} = -15V, I _D = -100mA
C _{ISS}	Input capacitance	-	-	190		V _{GS} = 0V,
C _{oss}	Common source output capacitance	-	-	75	pF	V _{DS} = -25V,
C _{RSS}	Reverse transfer capacitance	-	-	20		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	-	10		
t _r	Rise time Turn-off delay time		-	25	20	$V_{DD} = -25V,$
t _{d(OFF)}			-	45	ns	I _D = -200mA, R _{GEN} = 25Ω
t _r	Fall time	-	-	25		
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -100mA
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -100mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

All A.C. parameters sample tested. 2.

Switching Waveforms and Test Circuit




VP2450

150


10






VP2450









Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

3-Lead TO-92 Package Outline (N3)





Symbol		Α	b	с	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version D080408.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbol		Α	b	b1	С	D	D1	Е	E1	е	e1	н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.13	1.50 BSC	3.00 BSC	3.94	0.89
	NOM	-	-	-	-	-	-	-	-			-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29		200	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale. Supertex Doc. #: DSPD-3TO243AAN8, Version D070908.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.