

# **FDW2520C**

# **Complementary PowerTrench® MOSFET**

#### **General Description**

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

#### **Applications**

- DC/DC conversion
- · Power management
- Load switch

#### **Features**


Q1: N-Channel


6 A, 20 V.  $R_{DS(ON)} = 18 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$   $R_{DS(ON)} = 28 \ m\Omega \ @ \ V_{GS} = 2.5 \ V$ 

Q2: P-Channel

-4.4A, 20 V.  $R_{DS(ON)} = 35~m\Omega @~V_{GS} = -4.5~V$   $R_{DS(ON)} = 57~m\Omega @~V_{GS} = -2.5~V$ 

- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- Low profile TSSOP-8 package





## Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

| Symbol                            | Parameter  | Q1    | Q2     | Units |
|-----------------------------------|--|-------|--------|-------|
| V <sub>DSS</sub>                  | Drain-Source Voltage                             | 20    | -20    | V     |
| V <sub>GSS</sub>                  | Gate-Source Voltage                              | ±12   | ±12    | V     |
| I <sub>D</sub>                    | Drain Current - Continuous (Note 1a)             | 6     | -4.4   | Α     |
|                                   | - Pulsed   | 30    | -30    |       |
| P <sub>D</sub>                    | Power Dissipation (Note 1a)                      | 1     | .0     | W     |
|                                   | (Note 1b)  | (     | 0.6    |       |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range | -55 t | o +150 | °C    |

### **Thermal Characteristics**

| R <sub>θJA</sub> | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 125 | °C/W |
|------------------|---|-----------|-----|------|
|                  |   | (Note 1b) | 208 |      |

**Package Marking and Ordering Information** 

| Device Marking | Device   | Reel Size | Tape width | Quantity   |
|----------------|----------|-----------|------------|------------|
| 2520C          | FDW2520C | 13"       | 12mm       | 3000 units |

| Symbol   | Parameter   | Parameter Test Conditions   |          | Min         | Тур            | Max                  | Units |
|--|---|---|----------|-------------|----------------|----------------------|-------|
| Off Char   | acteristics                                       |   |          |             |                |                      |       |
| BV <sub>DSS</sub>  | Drain-Source Breakdown<br>Voltage                 | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$<br>$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$   | Q1<br>Q2 | 20<br>–20   |                |                      | V     |
| ΔBV <sub>DSS</sub><br>ΔΤ <sub>J</sub>                    | Breakdown Voltage<br>Temperature Coefficient      | I <sub>D</sub> = 250 μA, Referenced to 25°C<br>I <sub>D</sub> = -250 μA, Referenced to 25°C   | Q1<br>Q2 | -           | 14<br>–17      |                      | mV/°C |
| I <sub>DSS</sub>   | Zero Gate Voltage Drain<br>Current                | V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V<br>V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V   | Q1<br>Q2 |             |                | 1<br>–1              | μА    |
| I <sub>GSS</sub>   | Gate-Body Leakage                                 | $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$<br>$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$  | Q1<br>Q2 |             |                | <u>+</u> 100<br>+100 | nA    |
| On Char  | acteristics (Note 2)                              |   |          |             | •              | . —                  | •     |
| V <sub>GS(th)</sub>                                      | Gate Threshold Voltage                            | $V_{DS} = V_{GS}, I_D = 250 \mu A$<br>$V_{DS} = V_{GS}, I_D = -250 \mu A$   | Q1<br>Q2 | 0.4<br>-0.4 | 1.0<br>-1.0    | 1.5<br>-1.5          | V     |
| $\Delta V_{GS(th)} \over \Delta T_J$                     | Gate Threshold Voltage<br>Temperature Coefficient | $I_D$ = 250 μA, Referenced to 25°C<br>$I_D$ = -250 μA, Referenced to 25°C   | Q1<br>Q2 |             | -3.3<br>3.1    |                      | mV/°C |
| R <sub>DS(on)</sub> Static Drain-Source<br>On-Resistance |   | $V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$<br>$V_{GS} = 2.5 \text{ V}, I_D = 5 \text{ A}$<br>$V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}, T_J = 125^{\circ}\text{C}$  | Q1       |             | 14<br>19<br>19 | 18<br>28<br>29       | mΩ    |
|  |   | $V_{GS} = -4.5 \text{ V}, I_D = -4.4 \text{ A}$<br>$V_{GS} = -2.5 \text{ V}, I_D = -3.3 \text{ A}$  | Q2       |             | 28<br>43<br>39 | 35<br>57<br>56       | mΩ    |
| I <sub>D(on)</sub>                                       | On-State Drain Current                            | $\begin{aligned} &V_{GS} = -4.5 \text{ V}, \ I_D = -4.4 \text{ A}, \ T_J = 125^{\circ}\text{C} \\ &V_{GS} = 4.5 \text{ V}, \ V_{DS} = 5 \text{ V} \\ &V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V} \end{aligned}$ | Q1<br>Q2 | 30<br>-30   |                |                      | Α     |
| <b>g</b> FS  | Forward Transconductance                          | $V_{DS} = 5 \text{ V}, I_{D} = 6 \text{ A}$<br>$V_{DS} = -5 \text{ V}, I_{D} = -4.4 \text{ A}$  | Q1<br>Q2 |             | 30<br>17       |                      | S     |
| Dynamic  | Characteristics                                   |   |          |             |                |                      |       |
| C <sub>iss</sub>   | Input Capacitance                                 | Q1:<br>V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V,   | Q1<br>Q2 |             | 1325<br>1330   |                      | pF    |
| Coss   | Output Capacitance                                | f = 1.0 MHz<br>Q2:  | Q1<br>Q2 |             | 358<br>552     |                      | pF    |
| C <sub>rss</sub>   | Reverse Transfer<br>Capacitance                   | $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$<br>f = 1.0 MHz  | Q1<br>Q2 |             | 168<br>153     |                      | pF    |
| Switching  | g Characteristics                                 |   |          |             |                |                      |       |
| t <sub>d(on)</sub>                                       | Turn-On Delay Time                                | Q1:<br>V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,  | Q1<br>Q2 |             | 6<br>12        | 20<br>25             | ns    |
| t <sub>r</sub>   | Turn-On Rise Time                                 | $V_{GS}$ = 4.5V, $R_{GEN}$ = 6 $\Omega$ Q2:   | Q1<br>Q2 |             | 11<br>19       | 40<br>40             | ns    |
| t <sub>d(off)</sub>                                      | Turn-Off Delay Time                               | $V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$<br>$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$  | Q1<br>Q2 |             | 32<br>60       | 60<br>100            | ns    |
| t <sub>f</sub>   | Turn-Off Fall Time                                |   | Q1<br>Q2 |             | 19<br>37       | 34<br>70             | ns    |
| $Q_g$  | Total Gate Charge                                 | Q1:<br>V <sub>DS</sub> = 10 V, I <sub>D</sub> = 6 A,  | Q1<br>Q2 |             | 14<br>14       | 20<br>20             | nC    |
| $Q_{gs}$   | Gate-Source Charge                                | V <sub>GS</sub> = 4.5 V<br>Q2:  | Q1<br>Q2 |             | 2.6<br>3.0     |                      | nC    |
| $Q_{gd}$   | Gate-Drain Charge                                 | $V_{DS} = -5 \text{ V}, I_{D} = -4.4 \text{ A}, V_{GS} = -4.5 \text{ V}$  | Q1<br>Q2 |             | 3.7<br>3.9     |                      | nC    |

### **Electrical Characteristics** (continued)

T<sub>A</sub> = 25°C unless otherwise noted

| Symbol          | Parameter                             | Test Conditions  | Туре     | Min | Тур         | Max           | Units |
|-----------------|---------------------------------------|--|----------|-----|-------------|---------------|-------|
| Drain-Sou       | ırce Diode Characteristi              | cs and Maximum Ratings   |          |     |             |               |       |
| Is              | Maximum Continuous Drain-So           |  | Q1<br>Q2 |     |             | 0.83<br>-0.83 | Α     |
| V <sub>SD</sub> | Drain-Source Diode Forward<br>Voltage | $V_{GS} = 0 \text{ V}, I_S = 0.83 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = -0.83 \text{ A}$ (Note 2) | Q1<br>Q2 |     | 0.5<br>-0.7 | 1.2<br>-1.2   | V     |

#### Notes:

- R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.
  - a)  $\rm\,R_{\rm \theta JA}$  is 125°C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.
  - b)  $R_{\theta JA}$  is 208°C/W (steady state) when mounted on a minimum copper pad on FR-4.
- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

### **Typical Characteristics: Q1**





Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

f = 1MHz V<sub>GS</sub> = 0 V

# **Typical Characteristics: Q1**



1500 1250 0 0 4 8 12 16 20 V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

2000

1750

C<sub>ISS</sub>

Figure 7. Gate Charge Characteristics.

ID, DRAIN CURRENT (A)

0.01

0.01




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

### **Typical Characteristics: Q2**




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

### **Typical Characteristics: Q2**







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.





Figure 21. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.



### TSSOP(8lds) Tape and Reel Data, continued

### TSSOP(8lds) Embossed Carrier Tape

Configuration: Figure 1.0




| User Direction of Feed |  |
|------------------------|--|
|                        |  |

|                       |                    |                    |                |                 | Dim             | ensions         | are in m     | illimeter       |               |               |                    |                       |                |                 |
|-----------------------|--------------------|--------------------|----------------|-----------------|-----------------|-----------------|--------------|-----------------|---------------|---------------|--------------------|-----------------------|----------------|-----------------|
| Pkg type              | Α0                 | В0                 | w              | D0              | D1              | E1              | E2           | F               | P1            | P0            | K0                 | Т                     | Wc             | Тс              |
| TSSOP(8lds)<br>(16mm) | see notes<br>below | see notes<br>below | 16.0<br>+/-0.3 | 1.55<br>+/-0.05 | 1.60<br>+/-0.10 | 1.75<br>+/-0.10 | 14.25<br>min | 7.50<br>+/-0.05 | 8.0<br>+/-0.1 | 4.0<br>+/-0.1 | see notes<br>below | 0.450<br>+/-<br>0.150 | 13.0<br>+/-0.3 | 0.06<br>+/-0.02 |

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation



Sketch B (Top View)
Component Rotation





Sketch C (Top View)

Component lateral movement

### TSSOP(8lds) Reel Configuration:

Figure 2.0






| Dimensions are in inches and millimeters |                |              |              |                                   |               |               |                                  |               |                              |
|--|----------------|--------------|--------------|-----------------------------------|---------------|---------------|----------------------------------|---------------|------------------------------|
| Tape Size                                | Reel<br>Option | Dim A        | Dim B        | Dim C                             | Dim D         | Dim N         | Dim W1                           | Dim W2        | Dim W3 (LSL-USL)             |
| 12mm                                     | 13" Dia        | 13.00<br>330 | 0.059<br>1.5 | 512 +0.020/-0.008<br>13 +0.5/-0.2 | 0.795<br>20.2 | 4.00<br>101.6 | 0.488 +0.078/-0.000<br>12.4 +2/0 | 0.724<br>18.4 | 0.469 - 0.606<br>11.9 - 15.4 |

### **TSSOP-8 Package Dimensions**



# TSSOP-8 (FS PKG Code S4)







Scale 1:1 on letter size paper

Dimensions shown below are in millimeters

Part Weight per unit (gram): 0.0334





SCALE: 2X

- NOTES: UNLESS OTHERWISE SPECIFIED
  - A) THIS PACKAGE CONFORMS TO JEDEC MO-153, ISSUE E, VARIATION A4, DATED OCTOBER 1997.

    B) ALL DIMENSIONS ARE IN MILLIMETERS.
    C) DIMENSIONS ARE EXCLUSIVE OF BURRS, ONLO FLASH, AND TIE BAR EXTRUSIONS.
    D) DIMENSIONS AND TOLERANCES PER ANSI Y14,5M, 1982.

MTCOBREVB

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ PowerTrench® SyncFET™ Bottomless™ QFET™ TinyLogic™ GlobalOptoisolator™ QSTM UHC™ CoolFET™ GTO™ **VCX**<sup>TM</sup>  $CROSSVOLT^{TM}$ QT Optoelectronics™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |