

FDC6420C

20V N & P-Channel PowerTrench® MOSFETs

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.



These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter

Features

- **Q1** 3.0 A, 20V. $R_{DS(ON)} = 70 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
 $R_{DS(ON)} = 95 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- **Q2** -2.2 A, 20V. $R_{DS(ON)} = 125 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$
 $R_{DS(ON)} = 190 \text{ m}\Omega$ @ $V_{GS} = -2.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low $R_{DS(ON)}$.
- SuperSOT-6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



Absolute Maximum Ratings

$T_A=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V_{DSS}	Drain-Source Voltage	20	-20	V
V_{GSS}	Gate-Source Voltage	± 12	± 12	V
I_D	Drain Current – Continuous (Note 1a)	3.0	-2.2	A
	– Pulsed	12	-6	
P_D	Power Dissipation for Single Operation (Note 1a)	0.96		W
	(Note 1b)	0.9		
	(Note 1c)	0.7		
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.420	FDC6420C	7"	8mm	3000 units

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
Off Characteristics								
BV_{DSS}	Drain–Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	$V_{\text{GS}} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	Q1 Q2	20 -20		V	
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Ref. to 25°C	$I_D = -250 \mu\text{A}$, Ref. to 25°C	Q1 Q2		13 -11	$\text{mV}/^\circ\text{C}$	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	$V_{\text{DS}} = -16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	Q1 Q2		1 -1	μA	
I_{GSSF}	Gate–Body Leakage, Forward	$V_{\text{GS}} = 12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	$V_{\text{GS}} = 12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	Q1 Q2		100 100	nA	
I_{GSSR}	Gate–Body Leakage, Reverse	$V_{\text{GS}} = -12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	$V_{\text{GS}} = -12 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	Q1 Q2		-100 -100	nA	
On Characteristics (Note 2)								
$V_{\text{GS(th)}}$	Gate Threshold Voltage	Q1	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250 \mu\text{A}$		0.5	0.9	1.5	V
		Q2	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250 \mu\text{A}$		-0.6	-1.0	-1.5	
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	Q1	$I_D = 250 \mu\text{A}$, Ref. To 25°C			-3		$\text{mV}/^\circ\text{C}$
		Q2	$I_D = -250 \mu\text{A}$, Ref. to 25°C			-3		
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	Q1	$V_{\text{GS}} = 4.5 \text{ V}$, $I_D = 3.0 \text{ A}$ $V_{\text{GS}} = 2.5 \text{ V}$, $I_D = 2.5 \text{ A}$ $V_{\text{GS}} = 4.5 \text{ V}$, $I_D = 3.0 \text{ A}$, $T_J=125^\circ\text{C}$		50 66 71	70 95 106	$\text{m}\Omega$	
		Q2	$V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -2.2 \text{ A}$ $V_{\text{GS}} = -2.5 \text{ V}$, $I_D = -1.8 \text{ A}$ $V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -2.2 \text{ A}$, $T_J=125^\circ\text{C}$		100 145 137	125 190 184		
$I_{\text{D(on)}}$	On–State Drain Current	Q1	$V_{\text{GS}} = 4.5 \text{ V}$, $V_{\text{DS}} = 5 \text{ V}$		12			A
		Q2	$V_{\text{GS}} = -4.5 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$		-6			
g_{fs}	Forward Transconductance	Q1	$V_{\text{DS}} = 5 \text{ V}$ $I_D = 2.5 \text{ A}$			10		S
		Q2	$V_{\text{DS}} = -5 \text{ V}$ $I_D = -2.0\text{A}$			6		
Dynamic Characteristics								
C_{iss}	Input Capacitance	Q1	$V_{\text{DS}}=10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			324		pF
		Q2	$V_{\text{DS}}=-10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			337		
C_{oss}	Output Capacitance	Q1	$V_{\text{DS}}=10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			82		pF
		Q2	$V_{\text{DS}}=-10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			88		
C_{rss}	Reverse Transfer Capacitance	Q1	$V_{\text{DS}}=10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			42		pF
		Q2	$V_{\text{DS}}=-10 \text{ V}$, $V_{\text{GS}}=0 \text{ V}$, $f=1.0\text{MHz}$			51		
Switching Characteristics (Note 2)								
$t_{\text{d(on)}}$	Turn–On Delay Time	Q1	For Q1 : $V_{\text{DS}}=10 \text{ V}$, $I_{\text{DS}}= 1 \text{ A}$ $V_{\text{GS}}= 4.5 \text{ V}$, $R_{\text{GEN}}= 6 \Omega$			5	10	ns
		Q2				9	18	
t_r	Turn–On Rise Time	Q1				7	14	ns
		Q2				12	22	
$t_{\text{d(off)}}$	Turn–Off Delay Time	Q1				13	23	ns
		Q2				10	20	
t_f	Turn–Off Fall Time	Q1				1.6	3	ns
		Q2				5	10	
Q_g	Total Gate Charge	Q1	For Q1 : $V_{\text{DS}}=10 \text{ V}$, $I_{\text{DS}}= 3.0 \text{ A}$ $V_{\text{GS}}= 4.5 \text{ V}$, For Q2 : $V_{\text{DS}}=-10 \text{ V}$, $I_{\text{DS}}= -2.2 \text{ A}$ $V_{\text{GS}}= -4.5 \text{ V}$,			3.3	4.6	nC
		Q2				3.7		
Q_{gs}	Gate–Source Charge	Q1				0.95		nC
		Q2				0.68		
Q_{gd}	Gate–Drain Charge	Q1				0.7		nC
		Q2				1.3		


Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted


Symbol	Parameter	Test Conditions			Min	Typ	Max	Units
Drain–Source Diode Characteristics and Maximum Ratings								
I_S	Maximum Continuous Drain–Source Diode Forward Current			Q1			0.8	A
				Q2			-0.8	
V_{SD}	Drain–Source Diode Forward Voltage	Q1	$V_{GS} = 0 \text{ V}$, $I_S = 0.8 \text{ A}$	(Note 2)		0.7	1.2	V
		Q2	$V_{GS} = 0 \text{ V}$, $I_S = 0.8 \text{ A}$	(Note 2)		-0.8	-1.2	

Notes:


1. R_{\thetaJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{\thetaJC} is guaranteed by design while R_{\thetaCA} is determined by the user's board design.



a) $130 \text{ }^\circ\text{C/W}$ when mounted on a 0.125 in^2 pad of 2 oz. copper.



b) $140 \text{ }^\circ\text{C/W}$ when mounted on a $.004 \text{ in}^2$ pad of 2 oz copper



c) $180 \text{ }^\circ\text{C/W}$ when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $< 300\mu\text{s}$, Duty Cycle $< 2.0\%$

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.





Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.

SuperSOT™-6 Tape and Reel Data

FAIRCHILD
SEMICONDUCTOR®


SSOT-6 Packaging Configuration: Figure 1.0



Packaging Description:



SSOT-6 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 3,000 units per 7" or 177cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 10,000 units per 13" or 330cm diameter reel. This and some other options are described in the Packaging Information table.

These full reels are individually barcode labeled and placed inside a pizza box (illustrated in figure 1.0) made of recyclable corrugated brown paper with a Fairchild logo printing. One pizza box contains five reels maximum. And these pizza boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.



SSOT-6 Unit Orientation


SSOT-6 Packaging Information		
Packaging Option	Standard (no flow code)	D87Z
Packaging type	TNR	TNR
Qty per Reel/Tube/Bag	3,000	10,000
Reel Size	7" Dia	13"
Box Dimension (mm)	193x183x80	355x333x40
Max qty per Box	15,000	30,000
Weight per unit(gm)	0.0158	0.0158
Weight per Reel (kg)	0.1440	0.4700
Note/Comments		



193mm x 183mm x 80mm
Pizza Box for Standard Option

SSOT-6 Tape Leader and Trailer Configuration: Figure 2.0


LOT: CBVK741B019	QTY: 3000
FSID: FDC633N	SPEC:
D/C1: D9842AB QTY1: D/C2: QTY2: FAIRCHILD SEMICONDUCTOR CORPORATION (F63T)	SPEC REV: CPN:



SuperSOT™-6 Tape and Reel Data, continued

SSOT-6 Embossed Carrier Tape




Configuration: Figure 3.0




Dimensions are in millimeter

Pkg type	A0	B0	W	D0	D1	E1	E2	F	P1	P0	K0	T	Wc	Tc
SSOT-6 (8mm)	3.23 +/-0.10	3.18 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.125 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.37 +/-0.10	0.255 +/-0.150	5.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



SSOT-6 Reel Configuration: Figure 4.0





Dimensions are in inches and millimeters

Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9

SuperSOT™-6 Package Dimensions





SuperSOT™-6 (FS PKG Code 31, 33)




Scale 1:1 on letter size paper

Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0158




CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS



NOTES : UNLESS OTHERWISE SPECIFIED

1.0 STANDARD LEAD FINISH : 150 MICROINCHES 93.81 MICROMETERS
MINIMUM TIN / LEAD (SOLDER) ON COPPER.

2.0 NO JEDEC REGISTRATION AS OF JULY 1996



SUPER SOT 6 LEADS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	OPTOLOGIC™	SMART START™	VCX™
Bottomless™	FASTR™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
CROSSVOLT™	GlobalOptoisolator™	POP™	SuperSOT™-3	
DenseTrench™	GTOTM	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench®	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E ² CMOS™	LittleFET™	QS™	TinyLogic™	
EnSigna™	MicroFET™	QT Optoelectronics™	TruTranslation™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SILENT SWITCHER®	UltraFET®	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.