## Product Description

Sirenza Microdevices' SHF-0189 is a high performance AIGaAs/GaAs Heterostructure FET (HFET) housed in a low-cost surface-mount plastic package. The HFET technology improves breakdown voltage while minimizing Schottky leakage current resulting in higher PAE and improved linearity.
Output power at 1 dB compression for the SHF-0189 is +27 dBm when biased for Class $A B$ operation at $8 \mathrm{~V}, 100 \mathrm{~mA}$. The +40 dBm third order intercept makes it ideal for high dynamic range, high intercept point requirements. It is well suited for use in both analog and digital wireless communication infrastructure and subscriber equipment including 3G, cellular, PCS, fixed wireless, and pager systems.
The matte tin finish on Sirenza's lead-free package utilizes a post annealing process to mitigate tin whisker formation and is RoHS compliant per EU Directive 2002/95. This package is also manufactured with green molding compounds that contain no antimony trioxide nor halogenated fire retardants.


## SHF-0189

SHF-0189Z Br
0.05-6 GHz, 0.5 Watt

GaAs HFET


## Product Features

- Now available in Lead Free, RoHS Compliant, \& Green Packaging
- High Linearity Performance at 1.96 GHz
+27 dBm P1dB
+40 dBm Output IP3
+16.5 dB Gain
- High Drain Efficiency
- See App Note AN-031 for circuit details


## Applications

- Analog and Digital Wireless Systems
- 3G, Cellular, PCS
- Fixed Wireless, Pager Systems

| S y m bol | Device Characteristics | Test Conditions, 25 C $V_{D s}=8 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ <br> (unless otherw ise noted) | $\begin{gathered} \text { Test } \\ \text { Frequency } \end{gathered}$ | U n its | M in | Typ | M ax |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G max | M aximum A vailable Gain | $\mathrm{Z}_{\mathrm{s}}=\mathrm{Z}_{\mathrm{s}}{ }^{*}, \mathrm{Z}_{\mathrm{L}}=\mathrm{Z}_{\mathrm{L}}{ }^{*}$ | $\begin{aligned} & 0.90 \mathrm{GHz} \\ & 1.96 \mathrm{GHz} \end{aligned}$ | d B | - | $\begin{aligned} & 23.3 \\ & 20.1 \end{aligned}$ | - |
| $\mathrm{S}_{21}$ | Insertion G ain ${ }^{[1]}$ | $Z_{s}=Z_{L}=500 \mathrm{hms}$ | $\begin{aligned} & 0.90 \mathrm{GHz} \\ & 1.96 \mathrm{GHz} \end{aligned}$ | d B | 16.6 | $\begin{aligned} & 18.4 \\ & 14.7 \end{aligned}$ | 20.2 |
| G a in | Power Gain ${ }^{[2]}$ | Application Circuit | $\begin{aligned} & 0.90 \mathrm{GHz} \\ & 1.96 \mathrm{GHz} \end{aligned}$ | d B m | - | $\begin{aligned} & 18.6 \\ & 16.7 \end{aligned}$ | - |
| O IP 3 | Output Third Order Intercept Point ${ }^{[2]}$ | Application Circuit | $\begin{aligned} & 0.90 \mathrm{GHz} \\ & 1.96 \mathrm{GHz} \end{aligned}$ | d B m | - | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | - |
| P 1 d B | Output 1 dB Compression Point ${ }^{[2]}$ | Application Circuit | $\begin{aligned} & 0.90 \mathrm{GHz} \\ & 1.96 \mathrm{GHz} \end{aligned}$ | d B m | - | $\begin{aligned} & 27.2 \\ & 27.5 \end{aligned}$ | - |
| N F | Nois e Figure | Application C ircuit | 1.96 G Hz | d B | - | 3.2 | - |
| $\mathrm{I}_{\mathrm{Dss}}$ | S a turated D rain Current | $\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{DSP}}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  | m A | 204 | 294 | 384 |
| $\mathrm{g}_{\mathrm{m}}$ | Tranconductance | $\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\text {DSP }}, \mathrm{V}_{\mathrm{GS}}=-0.25 \mathrm{~V}$ |  | m S | 144 | 198 | 252 |
| $V_{p}$ | P inch-Off $\mathrm{Voltage}{ }^{[1]}$ | $\mathrm{V}_{\mathrm{DS}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=0.6 \mathrm{~mA}$ |  | V | -3.0 | -1.9 | -1.0 |
| $B V_{\text {Gs }}$ | G ate-Source Breakdown Voltage ${ }^{[1]}$ | $\mathrm{I}_{\mathrm{Gs}}=1.2 \mathrm{~mA}$, drain open |  | V | - | -17 | -15 |
| $B V_{\text {G }}$ | G ate-D rain Breakdown Voltage ${ }^{[1]}$ | $\mathrm{I}_{\mathrm{GD}}=1.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{GS}}=-5.0 \mathrm{~V}$ |  | V | - | -2 2 | -17 |
| R th | Thermal Resistance | junction-to-le a d |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | - | 80 | - |
| $\mathrm{V}_{\mathrm{DS}}$ | Operating Voltage ${ }^{[3]}$ | drain-source |  | $\checkmark$ | - | - | 8.0 |
| $\mathrm{I}_{\mathrm{D} Q}$ | Operating Current ${ }^{[3]}$ | drain-source, quiescent |  | m A | - | - | 160 |
| $\mathrm{P}_{\text {Dis s }}$ | Power D is ip ation ${ }^{[3]}$ |  |  | W | - | - | 0.8 |

[^0]
## Absolute Maximum Ratings

MTTF is inversely proportional to the device junction temperature. For junction temperature and MTTF considerations the bias condition should also satisfy the following expression:

$$
P_{D C}<\left(T_{J}-T_{L}\right) / R_{T H}
$$

where:
$P_{D C}=I_{D S}{ }^{*} V_{D S}(W)$
$\mathrm{T}_{\mathrm{J}}=$ Junction Temperature $\left({ }^{\circ} \mathrm{C}\right)$
$T_{L}=$ Lead Temperature $($ pin 4$)\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{R}_{\mathrm{TH}}=$ Thermal Resistance ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )

MTTF @ $T_{j}=150 \mathrm{C}$ exceeds $1 E 7$ hours

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Drain Current | $\mathrm{I}_{\mathrm{DS}}$ | 200 | mA |
| Forward Gate Current | $\mathrm{I}_{\mathrm{GSF}}$ | 1.2 | mA |
| Reverse Gate Current | $\mathrm{I}_{\mathrm{GSR}}$ | 1.2 | mA |
| Drain-to-Source Voltage | $\mathrm{V}_{\mathrm{DS}}$ | +9.0 | V |
| Gate-to-Source Voltage | $\mathrm{V}_{\mathrm{GS}}$ | $<-5$ or $>0$ | V |
| RF Input Power | $\mathrm{P}_{\mathrm{IN}}$ | 200 | mW |
| Operating Lead Temperature | $\mathrm{T}_{\mathrm{L}}$ | See Graph | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stor }}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{DISs}}$ | See Graph | W |
| Channel Temperature | $\mathrm{T}_{\mathrm{J}}$ | +165 | ${ }^{\circ} \mathrm{C}$ |

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation, the device voltage and current must not exceed the maximum operating values specified in the table on page 1.


Typical Performance - Engineering Application Circuits (See App Note AN-031)

| Freq <br> (MHz) | $\begin{aligned} & V_{D s} \\ & (V) \end{aligned}$ | $\begin{gathered} \mathrm{I}_{\mathrm{DO}} \\ (\mathrm{~mA}) \end{gathered}$ | P1dB <br> (dBm) | OIP3* <br> (dBm) | Gain <br> (dB) | $\begin{aligned} & \text { S11 } \\ & \text { (dB) } \end{aligned}$ | $\begin{aligned} & \mathrm{S} 22 \\ & (\mathrm{~dB}) \end{aligned}$ | $\begin{gathered} \mathrm{NF} \\ (\mathrm{~dB}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 900 | 8 | 100 | 27.2 | 40 | 18.6 | -25 | -13 | 4.7 |
| 1960 | 8 | 100 | 27.6 | 40 | 16.7 | -20 | -8 | 3.2 |
| 2140 | 8 | 100 | 27.5 | 40 | 15.2 | -24 | -14 | 3.8 |
| 2450 | 8 | 100 | 27.3 | 40 | 15.2 | -16 | -14 | 3.1 |

* $P_{\text {out }}=+15 \mathrm{dBm}$ per tone, 1 MHz tone spacing

Data above represents typical performance of the application circuits noted in Application Note AN-031. Refer to the application note for additional RF data, PCB layouts, and BOMs for each application circuit. The application note also includes biasing instructions and other key issues to be considered. For the latest application notes please visit our site at www.sirenza.com or call your local sales representative.

De-embedded S-Parameters $\left(Z_{S}=Z_{L}=50\right.$ Ohms, $\left.V_{D S}=8 V, I_{D S}=100 \mathrm{~mA}, 25^{\circ} \mathrm{C}\right)$


Note: S-parameters are de-embedded to the device leads with $Z_{s}=Z_{L}=50 \Omega$. The data represents typical performace of the device. De-embedded s-parameters can be downloaded from our website (www.sirenza.com).


## Pin Description

| Pin \# | Function | Description |
| :---: | :---: | :--- |
| 1 | Gate | RF Input |
| 2 | Source | Connection to ground. Use via holes to reduce lead <br> inductance. Place vias as close to ground leads as possible. |
| 3 | Drain | RF Output |
| 4 | Source | Same as Pin 2 |

## Mounting and Thermal Considerations

It is very important that adequate heat sinking be provided to minimize the device junction temperature. The following items should be implemented to maximize MTTF and RF performance.

1. Multiple solder-filled vias are required directly below the ground tab (pin 4). [CRITICAL]
2. Incorporate a large ground pad area with multiple platedthrough vias around pin 4 of the device. [CRITICAL]
3. Use two point board seating to lower the thermal resistance between the PCB and mounting plate. Place machine screws as close to the ground tab (pin 4) as possible. [RECOMMENDED]
4. Use 2 ounce copper to improve the PCB's heat spreading capability. [RECOMMENDED]

## Recommended Mounting Configuration for Optimum RF and Thermal Performance



## Part Number Ordering Information

| Part Number | Reel Size | Devices/Reel |
| :---: | :---: | :---: |
| SHF-0189 | $7{ }^{\prime \prime}$ | 1000 |
| SHF-0189Z | $7 "$ | 1000 |

## Part Symbolization

The part will be symbolized with the "H1" designator and a dot signifying pin 1 on the top surface of the package.

## Package Dimensions



DIMENSIONS ARE IN INCHES


Caution: ESD sensitive
Appropriate precautions in handling, packaging and testing devices must be observed.


[^0]:    [1] $100 \%$ tested - Insertion gain tested using a 50 ohm contact board (no matching circuitry) during final production test.
    
    The application circuit was designed for the optimum combination of linearity, P1dB, and VSWR.
    [3] Maximum recommended power dissipation is specified to maintain $T_{J}<150 \mathrm{C}$ at $T_{L}=85 \mathrm{C} . \mathrm{V}_{D S}{ }^{*} I_{D Q}<0.8 \mathrm{~W}$ is recommended for continuous reliable operation.

