

TC74HC195AP/AF 4-Bit Shift Register

The TC74HC195A is a high speed CMOS 4-BIT SHIFT REGISTER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The HC195A consists of parallel inputs, parallel outputs, two serial inputs (J, K), and a SHIFT/LOAD input to control the device. When S/L is held low, the parallel data inputs are enabled, synchronous loading occurs and these data appear at the outputs on the next positive going edge of CLOCK.



When S/L is held high, the serial data inputs are enabled, and the four flip-flops perform serial shifting on the positive going edge of each clock pulse.

The CLEAR input overrides all other inputs, including the clock, and sets all flip-flops low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 69\text{MHz(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS195



Pin Assignment



IEC Logic Symbol

Truth Table


Inputs									Outputs				
CLEAR	SHIFT/ LOAD	CLOCK	Serial		Parallel				QA	QB	QC	QD	Q̄D
			J	K	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	X	X	X	a	b	c	d	a	b	c	d	ā
H	X	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0	Q̄D0
H	H	X	L	H	X	X	X	X	QA _n	QB _n	QC _n	QD _n	Q̄C _n
H	H	X	L	L	X	X	X	X	L	QA _n	QB _n	QC _n	Q̄C _n
H	H	X	H	H	X	X	X	X	H	QA _n	QB _n	QC _n	Q̄C _n
H	H	X	H	L	X	X	X	X	Q̄A _n	QA _n	QB _n	QC _n	Q̄C _n

Note X: Don't Care


QA0 - AD0: No change

QA_n - AD_n: The level of QA, AB, QC, respectively, before the most recent positive transition of the clock.

a...d, ā: The level of steady state input voltage at inputs A - D respectively.



Timing Chart



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 - 7	V
DC Input Voltage	V_{IN}	-0.5 - $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 - $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*180(SOIC)	mW
Storage Temperature	T_{stg}	-65 - 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} - 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 - 6	V
Input Voltage	V_{IN}	0 - V_{CC}	V
Output Voltage	V_{OUT}	0 - V_{CC}	V
Operating Temperature	T_{opr}	-40 - 85	°C
Input Rise and Fall Time	t_r, t_f	0 - 1000($V_{CC} = 2.0\text{V}$) 0 - 500($V_{CC} = 4.5\text{V}$) 0 - 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 - 85^\circ\text{C}$		Unit		
			V_{CC}	Min.	Typ.	Max.	Min.		Max.	
High-Level Input Voltage	V_{IH}	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C	Unit
			V _{CC}	Typ	Limit	Limit	
Minimum Pulse Width (CLOCK)	$t_{w(L)}$ $t_{w(H)}$	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (CLEAR)	$t_{w(L)}$	-	2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Setup Time (SI, PI)	t_s	-	2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Setup Time (S0, S1)	t_s	-	2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time	t_h	-	2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Removal Time	t_{rem}	-	2.0	-	5	5	
			4.5	-	5	5	
			6.0	-	5	5	
Clock Frequency	f	-	2.0	-	7	6	MHz
			4.5	-	38	30	
			6.0	-	45	35	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	–	–	4	8	ns
Propagation Delay Time (CLOCK-Qn, QD)	t_{DLH} t_{DHL}	–	–	13	21	
Propagation Delay Time (CLEAR-Qn, QD)	t_{pHL}	–	–	14	21	
Maximum Clock Frequency	f_{MAX}	–	41	68	–	MHz

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit	
			V_{CC}	Min.	Typ.	Max.	Min.		Max.
Output Transition Time	t_{TLH} t_{THL}	–	2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (CLOCK-Q)	t_{DLH} t_{DHL}	–	2.0	–	47	125	–	155	ns
			4.5	–	16	25	–	31	
			6.0	–	13	21	–	26	
Propagation Delay Time (CLEAR-Q)	t_{DLH} t_{DHL}	–	2.0	–	49	125	–	155	ns
			4.5	–	17	25	–	31	
			6.0	–	14	21	–	26	
Maximum Clock Frequency	f_{MAX}	–	2.0	7	15	–	6	–	MHz
			4.5	38	60	–	30	–	
			6.0	45	75	–	35	–	
Input Capacitance	C_{IN}	–	–	5	10	–	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$	–	–	76	–	–	–		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$