

TC74HC195AP/AF 4-Bit Shift Register

The TC74HC195A is a high speed CMOS 4-BIT SHIFT REGISTER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The HC195A consists of parallel inputs, parallel outputs, two serial inputs (J, K), and a SHIFT/LOAD input to control the device. When S/L is held low, the parallel data inputs are enabled, synchronous loading occurs and these data appear at the outputs on the next positive going edge of CLOCK.




When S/L is held high, the serial data inputs are enabled, and the four flip-flops perform serial shifting on the positive going edge of each clock pulse.

The CLEAR input overrides all other inputs, including the clock, and sets all flip-flops low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 69\text{MHz}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OHL}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS195



(TOP VIEW)

Pin Assignment

IEC Logic Symbol


Truth Table

CLEAR	SHIFT/ LOAD	CLOCK	Inputs				Outputs				
			Serial		Parallel			QA	QB	QC	$\bar{Q}D$
			J	K	A	B	C				
L	X	X	X	X	X	X	X	X	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	\bar{d}
H	X	↓	X	X	X	X	X	X	QAO	QBO	QCO
H	H	↑	L	H	X	X	X	X	QAn	QAn	QBn
H	H	↓	L	L	X	X	X	X	L	QAn	QCn
H	H	↑	H	H	X	X	X	X	H	QAn	QCn
H	H	↓	H	L	X	X	X	X	QAn	QBn	QCn


Note X: Don't Care

QAO ~ ADO: No change

AQn ~ ADn: The level of QA, AB, QC, respectively, before the most recent positive transition of the clock.

a...d, \bar{d} : The level of steady state input voltage at inputs A ~ D respectively.

Timing Chart



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T _{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition		Ta = 25°C			Ta = -40 ~ 85°C		Unit		
				V _{CC}	Min.	Typ.	Max.	Min.			
High-Level Input Voltage	V _{IH}	-		2.0	1.5	—	—	1.5	—	V	
				4.5	3.15	—	—	3.15	—		
				6.0	4.2	—	—	4.2	—		
Low-Level Input Voltage	V _{IL}	-		2.0	—	—	0.5	—	0.5	V	
				4.5	—	—	1.35	—	1.35		
				6.0	—	—	1.8	—	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20μA	2.0	1.9	2.0	—	1.9	—	V	
				4.5	4.4	4.5	—	4.4	—		
			I _{OH} = -4 mA I _{OH} = -5.2mA	6.0	5.9	6.0	—	5.9	—		
				4.5	4.18	4.31	—	4.13	—		
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20μA	6.0	5.68	5.80	—	5.63	—	V	
				2.0	—	0.0	0.1	—	0.1		
			I _{OL} = 4 mA I _{OL} = 5.2mA	4.5	—	0.0	0.1	—	0.1		
				6.0	—	0.0	0.1	—	0.1		
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND		6.0	—	—	±0.1	—	±1.0	μA	
		V _{IN} = V _{CC} or GND		6.0	—	—	4.0	—	40.0		

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition		Ta = 25°C		Ta = -40 ~ 85°C	Unit
			V _{cc}	Typ	Limit	Limit	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (CLEAR)	$t_{W(L)}$	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Setup Time (SI, PI)	t_s	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Setup Time (S0, S1)	t_s	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time	t_h	-	2.0	-	0	0	ns
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Removal Time	t_{rem}	-	2.0	-	5	5	ns
			4.5	-	5	5	
			6.0	-	5	5	
Clock Frequency	f	-	2.0	-	7	6	MHz
			4.5	-	38	30	
			6.0	-	45	35	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	—	—	4	8	ns
Propagation Delay Time (CLOCK-Qn, QD)	t_{PLH} t_{PDL}	—	—	13	21	
Propagation Delay Time (CLEAR-Qn, QD)	t_{PHL}	—	—	14	21	
Maximum Clock Frequency	f_{MAX}	—	41	68	—	MHz

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit
			V_{CC}	Min.	Typ.	Max.	Min.	
Output Transition Time	t_{TLH} t_{THL}	—	2.0	—	30	75	—	95
			4.5	—	8	15	—	19
			6.0	—	7	13	—	16
Propagation Delay Time (CLOCK-Q)	t_{PLH} t_{PDL}	—	2.0	—	47	125	—	155
			4.5	—	16	25	—	31
			6.0	—	13	21	—	26
Propagation Delay Time (CLEAR-Q)	t_{PLH} t_{PDL}	—	2.0	—	49	125	—	155
			4.5	—	17	25	—	31
			6.0	—	14	21	—	26
Maximum Clock Frequency	f_{MAX}	—	2.0	7	15	—	6	—
			4.5	38	60	—	30	—
			6.0	45	75	—	35	—
Input Capacitance	C_{IN}	—	—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$	—	—	76	—	—	—	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$