## - Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package

- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce DC Loading on Data Lines ('S373 and 'S374)


## description

These 8 -bit registers feature 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3 -state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the $D$ inputs.

SN54LS373, SN54LS374, SN54S373,
SN54S374 ... J OR W PACKAGE SN74LS373, SN74LS374, SN74S374... DW, N, OR NS PACKAGE SN74S373 . . . DW OR N PACKAGE (TOP VIEW)

† C for' 'LS373 and 'S373; CLK for' 'LS374 and 'S374.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . FK PACKAGE (TOP VIEW)

$\dagger$ C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control $(\overline{\mathrm{OC}})$ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
$\overline{\mathrm{OC}}$ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.

ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | PDIP - N | Tube | SN74LS373N | SN74LS373N |
|  |  | Tube | SN74LS374N | SN74LS374N |
|  |  | Tube | SN74S373N | SN74S373N |
|  |  | Tube | SN74S374N | SN74S374N |
|  | SOIC - DW | Tube | SN74LS373DW | LS373 |
|  |  | Tape and reel | SN74LS373DWR |  |
|  |  | Tube | SN74LS374DW | LS374 |
|  |  | Tape and reel | SN74LS374DWR |  |
|  |  | Tube | SN74S373DW | S373 |
|  |  | Tape and reel | SN74S373DWR |  |
|  |  | Tube | SN74S374DW | S374 |
|  |  | Tape and reel | SN74S374DWR |  |
|  | SOP - NS | Tape and reel | SN74LS373NSR | 74LS373 |
|  |  | Tape and reel | SN74LS374NSR | 74LS374 |
|  |  | Tape and reel | SN74S374NSR | 74S374 |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - J | Tube | SN54LS373J | SN54LS373J |
|  |  | Tube | SNJ54LS373J | SNJ54LS373J |
|  |  | Tube | SN54LS374J | SN54LS374J |
|  |  | Tube | SNJ54LS374J | SNJ54LS374J |
|  |  | Tube | SN54S373J | SN54S373J |
|  |  | Tube | SNJ54S373J | SNJ54S373J |
|  |  | Tube | SN54S374J | SN54S374J |
|  |  | Tube | SNJ54S374J | SNJ54S374J |
|  | CFP - W | Tube | SNJ54LS373W | SNJ54LS373W |
|  |  | Tube | SNJ54LS374W | SNJ54LS374W |
|  |  | Tube | SNJ54S374W | SNJ54S374W |
|  | LCCC - FK | Tube | SNJ54LS373FK | SNJ54LS373FK |
|  |  | Tube | SNJ54LS374FK | SNJ54LS374FK |
|  |  | Tube | SNJ54S373FK | SNJ54S373FK |
|  |  | Tube | SNJ54S374FK | SNJ54S374FK |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Function Tables
'LS373, 'S373
(each latch)

| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OC }}$ | OUTPUT |  |  |
| L | H | D | Q |
| L | $H$ | L | H |
| L | L | X | $Q_{0}$ |
| $H$ | $X$ | $X$ | $Z$ |


| $c$ | 'LS374, 'S374 |  |
| :---: | :---: | :---: |
| (each latch) |  |  |
| INPUTS |  |  |
| $\overline{\text { OC }}$ | CLK | D |
| OUTPUT |  |  |
| Q |  |  |
| L | $\uparrow$ | H |
| L | $\uparrow$ | L |
| L | L | X |
| H | $X$ | X |

logic diagrams (positive logic)
'LS373, 'S373
Transparent Latches

$\boxed{\square}$ for 'S373 Only

Pin numbers shown are for DW, J, N, and W packages.

## schematic of inputs and outputs

'LS373

'LS374


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ ('LS devices)

$$
\begin{aligned}
& \text { Supply voltage, } \mathrm{V}_{\mathrm{CC}} \text { (see Note 1) .................................................................................................. }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Off-state output voltage ....................................................................................... } 5.5 \mathrm{~V} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 2): DW package ...................................... } 58^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { N package ............................................. } 69^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { NS package ........................................ 60º} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions

|  |  |  |  | N54LS |  |  | N74LS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output |  |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{\mathrm{OH}}$ | High-level output |  |  |  | -1 |  |  | -2.6 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output |  |  |  | 12 |  |  | 24 | mA |
|  | Pulse duration | CLK high | 15 |  |  | 15 |  |  |  |
| tw | Pulse duration | CLK low | 15 |  |  | 15 |  |  |  |
|  |  | 'LS373 | $5 \downarrow$ |  |  | $5 \downarrow$ |  |  |  |
| ${ }^{\text {tsu }}$ | Data setup time | 'LS374 | $20 \uparrow$ |  |  | $20 \uparrow$ |  |  | ns |
| th | Data hold time | 'LS373 | 20】 |  |  | 20】 |  |  | ns |
|  |  | 'LS374 $\ddagger$ | $5 \uparrow$ |  |  | $0 \uparrow$ |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ The $\mathrm{t}_{\mathrm{h}}$ specification applies only for data frequency below 10 MHz . Designs above 10 MHz should use a minimum of 5 ns . (Commercial only)
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  |  | SN54LS' |  |  | SN74LS' |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPキ | MAX | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  |  |  |  |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  |  | 0.7 |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$, | $1 \mathrm{l}=-$ |  |  |  | -1.5 |  |  | -1.5 | V |
| VOH | High-level output voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} \text { max }, \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}= \\ & \mathrm{IOH}= \end{aligned}$ |  | 2.4 | 3.4 |  | 2.4 | 3.1 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}} \max \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}^{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| IOZH | Off-state output current, high-level voltage applied | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V} & \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$, |  |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL | Off-state output current, low-level voltage applied | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$, |  |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| 1 | Input current at maximum input voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  |  | 0.1 |  |  | 0.1 | mA |
| IIH | High-level input current | $V_{C C}=M A X$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -0.4 |  |  | -0.4 | mA |
| Ios | Short-circuit output current§ | $V_{C C}=M A X$ |  |  | -30 |  | -130 | -30 |  | -130 | mA |
| ICC | Supply current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX},$ <br> Output control at 4.5 V |  | 'LS373 |  | 24 | 40 |  | 24 | 40 | mA |
|  |  |  |  | 'LS374 |  | 27 | 40 |  | 27 | 40 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | TEST CONDITIONS | 'LS373 |  |  | 'LS374 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ${ }^{\text {f max }}$ |  |  | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=667 \Omega, \mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  |  |  | 35 | 50 |  | MHz |
| tPLH | Data | Any Q | $\begin{gathered} R_{\mathrm{L}}=667 \Omega, C_{\mathrm{L}}=45 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  | 12 | 18 |  |  |  | ns |
| tPHL |  |  |  |  | 12 | 18 |  |  |  | ns |
| tPLH | C or CLK | Any Q | $\begin{gathered} R_{\mathrm{L}}=667 \Omega, C_{\mathrm{L}}=45 \mathrm{pF} \\ \text { See Note } 3 \end{gathered}$ |  | 20 | 30 |  | 15 | 28 | ns |
| tphL |  |  |  |  | 18 | 30 |  | 19 | 28 | ns |
| tPZH | $\overline{O C}$ | Any Q | $\begin{gathered} R_{\mathrm{L}}=667 \Omega, C_{\mathrm{L}}=45 \mathrm{pF} \\ \text { See Note } 3 \end{gathered}$ |  | 15 | 28 |  | 20 | 26 | ns |
| tPZL |  |  |  |  | 25 | 36 |  | 21 | 28 |  |
| tPHZ | $\overline{O C}$ | Any Q | $\mathrm{R}_{\mathrm{L}}=667$, $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 15 | 25 |  | 15 | 28 | ns |
| tPLZ |  |  |  |  | 12 | 20 |  | 12 | 20 |  |

NOTE 3: Maximum clock frequency is tested with all outputs loaded.
$\mathrm{f}_{\max }=$ maximum clock frequency
tPLH = propagation delay time, low-to-high-level output
tPHL = propagation delay time, high-to-low-level output
tPZH = output enable time to high level
tPZL $=$ output enable time to low level
tPHZ = output disable time from high level
tPLZ = output disable time from low level
schematic of inputs and outputs
'S373 and 'S374 'S373 and 'S374


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ ('S devices)

$$
\begin{aligned}
& \text { Supply voltage, } \mathrm{V}_{\mathrm{CC}} \text { (see Note 1) ................................................................................................. }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Off-state output voltage ................................................................................... } 5.5 \mathrm{~V} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 2): DW package ....................................... } 58^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 69^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { NS package ....................................... } 60^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } T_{\text {stg }} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. Voltage values are with respect to network ground terminal. } \\
& \text { 2. The package thermal impedance is calculated in accordance with JESD 51-7. }
\end{aligned}
$$

recommended operating conditions

|  |  |  | SN54S' |  |  | SN74S' |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  |  | 5.5 |  |  | 5.5 | V |
| IOH | High-level output current |  |  |  | -2 |  |  | -6.5 | mA |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, clock/enable | High | 6 |  |  | 6 |  |  | ns |
|  |  | Low | 7.3 |  |  | 7.3 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Data setup time | 'S373 | 0 $\downarrow$ |  |  | 0 $\downarrow$ |  |  | ns |
|  |  | 'S374 | $5 \uparrow$ |  |  | $5 \uparrow$ |  |  |  |
| th | Data hold time | 'S373 | 10」 |  |  | 10」 |  |  | ns |
|  |  | 'S374 | $2 \uparrow$ |  |  | $2 \uparrow$ |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (SN54S373, SN54S374, SN74S373, SN74S374)

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
switching characteristics, $\mathrm{V}_{\mathbf{C C}}=\mathbf{5} \mathrm{V}, \mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | 'S373 |  |  | 'S374 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $f_{\text {max }}$ |  |  | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  |  |  | 75 | 100 |  | MHz |
| tPLH | Data | Any Q | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  | 7 | 12 |  |  |  |  |
| tPHL |  |  |  |  | 7 | 12 |  |  |  |  |
| tPLH | C or CLK | Any Q | $\begin{gathered} R_{\mathrm{L}}=280 \Omega, C_{\mathrm{L}}=15 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  | 7 | 14 |  | 8 | 15 |  |
| tpHL |  |  |  |  | 12 | 18 |  | 11 | 17 |  |
| tPZH | $\overline{\mathrm{OC}}$ | Any Q | $\begin{gathered} R_{\mathrm{L}}=280 \Omega, C_{\mathrm{L}}=15 \mathrm{pF}, \\ \text { See Note } 3 \end{gathered}$ |  | 8 | 15 |  | 8 | 15 | ns |
| tPZL |  |  |  |  | 11 | 18 |  | 11 | 18 |  |
| tphz | $\overline{O C}$ | Any Q | $\mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 6 | 9 |  | 5 | 9 | ns |
| tpLZ |  |  |  |  | 8 | 12 |  | 7 | 12 |  |

NOTE 3. Maximum clock frequency is tested with all outputs loaded.
$f_{\max }=$ maximum clock frequency
tpLH $=$ propagation delay time, low-to-high-level output
tPHL = propagation delay time, high-to-low-level output
tPZH = output enable time to high level
tPZL $=$ output enable time to low level
tPHZ = output disable time from high level
tPLZ = output disable time from low level

## PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All diodes are 1 N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
F. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}} \approx 50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 1.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.6 \mathrm{~ns}$.
G. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION SERIES 54S/74S DEVICES 



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. All diodes are 1 N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tpZL.
E. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}} \approx 50 \Omega$; $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}} \leq 7 \mathrm{~ns}$ for Series $54 / 74$ devices and $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$ for Series 54S/74S devices.
F. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

## TYPICAL APPLICATION DATA



Expandable 4-Word-by-8-Bit General Register File


## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

