TYPES SN54LS630, SN54LS631, SN74LS630, SN74LS631 16-BIT PARALLEL ERROR DETECTION

(TIM99630, TIM99631)

- Detects and Corrects Single-Bit Errors
- **Detects and Flags Dual-Bit Errors**
- Fast Processing Times:

Write Cycle: Generates Check Word in

45 ns Typical

Read Cycle: Flags Errors in 27 ns Typical

- Power Dissipation 600 mW Typical
- **Choice of Output Configurations:**

'LS630 . . . 3-State

'LS631 . . . Open-Collector

description

The 'LS630 and 'LS631 devices are 16-bit parallel error detection and correction circuits (EDACs) in 28-pin, 600-mil packages. They use a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.


Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.


Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.

SN54LS630, SN54LS631 . . . JD PACKAGE SN74LS630, SN74LS631 . . . JD OR N PACKAGE (TOP VIEW)



SN54LS630, SN54LS631 . . . FK PACKAGE SN74LS630, SN74LS631 . . . FN PACKAGE (TOP VIEW)



CONTROL FUNCTION TABLE


Memory	Memory Control Cycle S1 S0					Error Flags		
			EDAC Function	Data I/O	Check Word I/O	SEF	DE	
WRITE	L	L	Generate Check Word	Input Data	Output Check Word	L	L.	
READ	L	Н	Read Data & Check Word	Input Data	Input Check Word	L	L	
READ	Н	н	Latch & Flag Errors	Latch Data	Latch Check Word	Ena	bled	
			Correct Data Word &		Output Syndrome Bits	En	abled	
READ	H L		Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Linabica		

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



functional block diagram



ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	Flags	Data Correction
16-Bit Data	6-Bit Checkword	SEF	DEF	Data Correction
0	0	L	L	Not Applicable
1	0	н	L	Correction
0	1	н	L	Correction
1	1	н	н	Interrupt
2	0	н	н	Interrupt
0	2	lн	н	Interrupt

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

error detection and correction details

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.



CHECKWORD		16-BIT DATA WORD														
віт	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	х	×		×	×				×	×	×			×		
CB1	х		×	×		×	×		×			×			×	
CB2		×	×		×	×		×		×			×			×
CB3	×	×	×				×	×			×	×	×			
CB4				×	×	×	×	×						×	×	×
CB5									×	×	×	x	×	×	×	×

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit check word. Any single error in the 6-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.


As the corrected word is made available on the data word I/O port, the check word I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

ERROR SYNDROME TABLE

	T				2005	
		_		ERROR		
ERROR LOCATION	CB0	CB1	CB2	CB3	CB4	C85
DB0	L	L	H	L	н	Н
DB1	L	H	L	L.	н	н
DB2	н	L	L	L	н	н
DB3	L	L	Н	н	L	н
DB4	L	н	L	н	L	н
DB5	Н	L	L	н	L	н
DB6	н	L	н	L	L	н
DB7	Н	н	L	L	L	Н
DB8	l L	L	н	н	н	L
DB9	l L	н	L	н	н	L
DB10	L	Н	н	L	н	L
DB11	н	L	н	L	н	L
DB12	H	н	L	L	н	L
DB13	L	н	н	н	L	L
DB14	н	L	н	н	Ł	L
DB15	Н	н	L	H	Ł	L
CB0	L	н	H	н	н	н
CB1	н	Ł	н	н	н	Н
CB2	Н	н	L	н	н	н
CB3	Н	н	н	L	н	н
CB4	H	н	н	H	L	н
CB5	н	н	н	н	н	L
NO ERROR	Н	н	н	н	н	н



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		v
Input voltage: S0 and S1		V
CB and DB	5.5	V
Off-state output voltage	5.5	V
Operating free-air temperature range:	SN54LS630, SN54LS631	С
	SN74LS630, SN74LS631 0°C to 70°	
Storage temperature range	··········	С

NOTE 1: Voltage values are with respect to network ground terminal

recommended operating conditions

			SN54LS630 SN54LS631			5	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	1	
v_{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
Іон	High-level output current	CB or DB, 'LS630 only			1			- 1		
-01		DEF or SEF			- 0.4			0.4	mA	
νон	High-level output voltage	CB or DB, 'LS631 only			5.5			5.5	V	
lot	Low-level output current	CB or DB			12			24	-	
'OL	Edwi-level datpot corrent	DEF or SEF			4			8	mA	
	Setup time	CB or DB before S11 1	15			15	·- <u>-</u>			
t _{su}	Setup time	CB or DB before S11‡	45			45			ns	
th	Hold time	CB or DB after S11	15			15			ns	
TA	Operating free-air temperatur	e	55		125	0		70	- C	

- † This time guarantees the input data and checkword will be latched.
- ‡ This time guarantees the input data and checkword will be latched plus that no glitch will accur on SEF or DEF Hags.
- † The upward-pointing arrow indicates a transition from low to high.



3-1216

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				1 :	N54LS	630 _	s	UNIT			
	PARAMETERS		TEST CONI	DITIONS !	MIN	TYP#	MAX	MIN	TYP‡	MAX	ON
 ∨тн	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			8.0	٧
VIK	Input clamp voltage		VCC = MIN,	1 ₁ = -18 mA			-1.5			-1.5	V
- 11		CB or DB	V _{CC} = MIN,	IOH = MAX	2.4	3.3		2.4	3.2		
۷он	High-level output voltage	DEF or SEF	V _{IH} = 2 V, V _{IL} = V _{IL} min	I _{OH} = -400 μA	2.5	3.4		2.7	3.4		
		00 00		I _{OL} = 12 mA		0.25	0.4	I	0.25	0.4	
		CB or DB	V _{CC} = MIN,	I _{OL} = 24 mA					0.35	0.5	l v
VOL	Low-level output voltage		V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4] `
		DEF or SEF	VIL = VIL max	I _{OL} = 8 mA					0.35	0.5	
lozh	Off-state output current,	CB or DB	VCC = MAX,	V _O = 2.7 V,			20			20	μ,
.0211	high-level voltage applied		S0 and S1 at 2 V	N = 0.4 W	 			<u> </u>			\vdash
IOZL	Off-state output current, low-level voltage applied	CB or DB	V _{CC} ≈ MAX, S0 and S1 at 2 V	$V_0 = 0.4 V,$			-200			-200	μ#
	Input current at maximum	CB or DB	VCC = MAX,	V _I = 5.5 V			0.1			0.1	_ m
t ₁	input voltage	S0 or S1	V _{IH} = 4.5 V	V ₁ = 7 V			0.1			0.1	1
ЧН	High-level input current		V _{CC} = MAX,	V ₁ = 2.7 V			20			20	μ
IL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-0.2			0.2	m
110	Short-circuit output	CB or DB	+		-30	,	-130	-30		-130	_ m
los §	current	DEF or SEF			20		-100	-20		-100	ļ
^l cc	Supply current	<u> </u>	V _{CC} = MAX, S0 All CB and DB p DEF and SEF op	ins grounded,		143	3 230		143	230	m

electrical characteristics over recommended operating free-air temperature range (unless otherwise-noted)

					s	N54LSE	31	S	N74LS6	31	UNIT
	PARAMETER		TEST CON	MIN	TYP#	MAX	MIN	TYP‡	MAX	LINIT	
VIH	High-level input voltage				2			2			<u> </u>
VIL	Low-level input voltage						0.7			0.8	
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA	L		-1.5	L		-1.5	
Vон	High-level output voltage	DEF or SEF	V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -400 μA, V _{IL} = V _{IL} max	2.5	3.4		2.7	3.4		_ v
Іон	High-level output current	CB or DB	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 5.5 V, V _{IL} = V _{IL} max			100			100	μА
V Low lovel ou		CB or DB	V _{CC} = MIN,	IOL = 12 mA		0.25	0.4	<u> </u>	0.25	0.4	
	Low-level output voltage	000.00	V _{IH} = 2 V,	I _{OL} = 24 mA				<u> </u>	0.35	0.5	V
VOL	COM-level outbut vortage	DEF or SEF	V _{IL} = V _{IL} max	I _{OL} = 4 mA	L_	0.25	0.4	<u> </u>	0.25	0.4	ł
			VIC VICINO	I _{OL} = 8 mA	<u> </u>			-	0.35	0.5	-
	Input current at	CB or DB	V _{CC} = MAX,	V _I = 5.5 V			0.1	↓		0.1	mA
Ч	maximum input voltage	S0 or S1	V _{1H} ≈ 4.5 V	V ₁ = 7 V	<u> </u>		0,1	L		0.1	<u> </u>
ЧН	High-level input current		V _{CC} = MAX	V ₁ = 2.7 V	l		20	<u> </u>		20	μA
٠,,,	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V	I		-0.2			-0.2	mA
los§	Short-circuit output current	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	mA
'cc	Supply current		V _{CC} = MAX, S0 a All CB and DB gr SEF and DEF ope	ounded,		113	180		113	180	mA

1 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



switching characteristics, VCC = 5 V, TA = 25°C, CL = 45 pF

PARAMETER	FROM	то	TEST CONDITIONS	'LS630			
	(INPUT) (OUTPUT		TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	DB	СВ	S0 at 0 V, S1 at 0 V,		31	65	ns
tPHL Propagation delay time, high-to-low-level output [♦]] DB CB F		R _L = 667 Ω, See Figure 1		45	65	ns
tp H Propagation delay time, low-to-high-level output*		DEF	S0 at 3 V, $R_L = 2 k\Omega$,		27	40	
TPEN Tropagation dots y time, for to might level batpat	S11	SEF	See Figure 1		20	30	ns
tpZH Output enable time to high level#	SO↓	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 2		24	40	ns
tpZL Output enable time to low level#	\$0.‡	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 1		30	45	ns
tpHZ Output disable time from high level [♠]	S0†	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 2		43	65	ns
tpLZ Output disable time from low level [♣]	S01	CB, DB	S1 at 3 V, R _L = 667Ω , See Figure 1		31	65	ns

switching characteristics, VCC = 5 V, TA = 25°C, CL = 45 pF, see Figure 1

PARAMETER	FROM	TO	TEST CONDITIONS	'L	'LS631		
- Alleman I all	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN T	YP MA	X UNIT	
tpLH Propagation delay time, low-to-high level output [♦]	DB	СВ	S0 at 0 V, S1 at 0V,		38 5	5 ns	
tphl Propagation delay time, high-to-low-level output		CB	R _L = 66 7 Ω		45 6	5 ns	
tPLH Propagation delay time, low-to-high-level output*	S1†	DEF	S0 at 3 V, $R_1 = 2 k\Omega$		27 4	0 ns	
TEM Tropagation delay time, low-to-mgn-level output		SEF	SU at 3 V, HL = 2 K32		20 3	0 ns	
TPHL Propagation delay time, high-to-low-level output#	SO↓	CB, DB	S1 at 3 V, R _L = 667 kΩ		28 4	5 ns	
^t PLH Propagation delay time, low-to-high-level output [▲]	S 0↑	CB, DB	S1 at 3 V, R _L = 667 kΩ		33 5	0 ns	

 $^{^{\}lozenge}$ These parameters describe the time intervals taken to generate the check word during the memory write cycle.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-OUTPUT LOAD CIRCUIT

FIGURE 2-OUTPUT LOAD CIRCUIT

3-1218




This Material Copyrighted By Its Respective Manufacturer

^{*}These parameters describe the time intervals taken to flag errors during the memory read cycle.

^{*}These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.

^{*}These parameters describe the time intervals taken to disable the CB and DB buses in preparation for a new data word during the memory read cycle.

typical operating sequences



[†] NOTE: There are two conditions specified for t_{su} of Data or Checkword before S1† See recommended operating conditions for details.

