- 3-Way Asynchronous Communication
- On-Chip Bus Selection Decoding
- Input Hysteresis Improves Noise Margin
- Choice of Open-Collector or 3-State Outputs

description


These bus transceivers are designed for asynchronous three-way communication between four-line data buses. They give the designer a choice of selecting inverting, noninverting, or a combination of inverting and noninverting data paths with either 3-state or open-collector outputs.

The S0 and S1 inputs select the bus from which data are to be transferred. The \overline{G} inputs enable the bus or buses to which data are to be transferred. The port for any bus selected for input and any other bus not enabled for output will be at high impedance including those of the open-collector devices.


The SN54LS440 through SN54LS442 and SN54LS444 are characterized for operation over the fullmilitary temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS440 through SN74LS442 and SN74LS444 are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

FUNCTION TABLE

		INF	UTS			TRANSF	ERS BETWE	EN BUSES
==		-	<u> </u>	~-		'LS440	'LS441	'LS444
CS	51	50	ĞΑ	GB	GC	'LS442	20441	20444
Н	×	Х	Х	X	Х	None	None	None
×	Н	Н	×	X	Х	None	None	None
X	×	Х	н	Н	Н	None	None	None
X	L	L	Х	Н	Н	None	None	None
X	L	Н	н	X	Н	None	None	None
Х	н	L	н	н	Х	None	None	None
L	L	L	Х	L	L	A → B, A → C	$\overline{A} \rightarrow B, \overline{A} \rightarrow C$	Ā + B, Ā → C
L	L	Н	L	Χ	L	B + C, B + A	$\overline{B} + C, \overline{B} + A$	$B + C, \overline{B} + A$
L	Н	L	L	L	Х	C → A, C → B	$\overline{C} \rightarrow A, \overline{C} \rightarrow B$	<u>C</u> → A, C → B
L	L	L	Х	L	Н	A→B	Ā→B	Ā → B
L	L	Н	н	Χ	L	B→C	B→C	B → C
L	Н	L	L	Н	Х	C → A	C→A	C → A
L.	L	L	X	Н	L	A + C	Ā → C	Ã+C
Ł	L	Н	L	X	Н	B→A	B → A	B → A
L	Н	L	Н	L	Х	C→B	C→B	C + B




SN54LS' . . . FK PACKAGE (TOP VIEW)





DEVICE	OUTPUT	LOGIC
'LS440	Open-Collector	True
'LS441	Open-Collector	Inverting
'LS442	3-State	True
'LS444	3-State	True/Inverting




logic symbols†










[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.



logic diagram (composite showing one of four transceivers from each type, positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .	 	 	 	 	7 V
Input voltage	 	 	 	 	7 V
Off-state output voltage	 	 	 	 	5.5 V
Operating free-air temperature range:					
					0°C to 70°C
Storage temperature range	 	 	 	 	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS440 THRU SN54LS442, SN54LS444 SN74LS440 THRU SN74LS442, SN74LS444 QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS

SDLS176 - AUGUST 1979 - REVISED MARCH 1988

recommended operating conditions

		SN54LS440 SN54LS441			SN74LS440 SN74LS441		
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			12			24	mA
Operating free-air temperature, T _A	55		125	0		70	С

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R		TEST CON	DITIONS		SN54L	S'	SN74LS'			UNIT
		•••		1201 001				MAX	MIN	TYP‡	MAX	
v_{IH}	High-level input vo	Itage				2			2			V
V_{IL}	Low-level input vo	Itage						0.5			0.6	V
v_{IK}	Input clamp voltag	je		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+} –	V _T _)	A,B,C input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
ΙОН	High-level output	curren	t	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 5.5 V, V _{IL} = V _{IL} max			100			100	μΑ
VOL	Low-level output voltage			V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
					IOL = 24 mA					0.35	0.5	٧
lj.	Input current at		A,B,C input	V _{CC} = MAX	V ₁ = 5.5 V			0.1			0.1	
.1	maximum input vo	maximum input voltage All other		ACC - MAY	V ₁ = 7 V			0.1			0.1	mA
ΙΗ	High-level input cu	rrent		V _{CC} = MAX,	V ₁ = 2.7 V			20			20	uA
IIL	Low-level input cu	rrent		V _{CC} = MAX,	V _I = 0.4 V			-0.4			-0.4	mA
loc	Supply current	Out	puts low	V MAN	0		62	90		62	90	
lcc	ouppiy current	Out	outs disabled	V _{CC} = MAX,	Outputs open		64	95		64	95	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

switching characteristics at $V_{CC} = 5 \text{ V}$, $R_L = 667 \Omega$, $C_L = 45 \text{ pF}$, $T_A = 25 ^{\circ}\text{C}$, see note 2

		FROM	то	-	'LS440			'LS441			
	PARAMETER	(INPUT)	(OUTPUT)			MAX	MIN TYP		MAX	UNIT	
		Α	В		24	35		21	30		
		Α	С		24	35		21	30		
tPLH	Propagation delay time,	В	Α		24	35		21	30		
PLM	low-to-high level output	В	С		24	35		21	30	ns	
		С	Α		24	35		21	30		
		С	В		24	35		21	30		
		A	В		20	30		9	15		
		Α	С		20	30		9	15		
tPHL	Propagation delay time,	В	Α		20	30		9	15		
1.616	high-to-low level output	В	С		20	30		9	15	ns	
		С	Α		20	30		9	15		
		С	В		20	30		9	15		
	Propagation delay time,	Any \overline{G}	A,B,C		29	45		23	35		
^t PLH	low-to-high level output	S0,S1	A,B,C		33	50		27	40	ns	
		CS	A,B,C		31	45		26	40		
	Propagation delay time,	Any \overline{G}	A,B,C		27	40		20	30		
^t PHL	high-to-low level output	S0,S1	A,B,C		32	50		26	40	ns	
		<u>cs</u>	A,B,C		28	45		21	30		

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



recommended operating conditions

		N54LS4 N54LS4		SN74LS442 SN74LS444			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	55		125	0		70	°c

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST CON	DITIONET		SN54L	S'				
	· AMANETUN		TEST CON	DITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIН	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.5			0.6	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+} - V _T _) A,B	,C input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
Vон	High-level output voltage	I	V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V
		I	V _{IL} = V _{IL} max	I _{OH} = MAX	2			2			ľ
VOL	Low-level output voltage	1	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
			V _{IL} = V _{IL} max	I _{OL} = 24 mA					0.35	0.5	
^I OZH	Off-state output current, high-level voltage applied		V _{CC} = MAX,	V _O = 2.7 V			20	-		20	
lozL	Off-state output current, low- voltage applied	-level	CS at 2 V	V _O = 0.4 V			-400			-400	μА
l ₁	Input current at A, E	3, C		V _I = 5.5 V			0.1			0.1	
''	maximum input voltage Oth	ers	$V_{CC} = MAX$ $V_1 = 7V$				0.1			0,1	mA
I _{IH}	High-level input current		V _{CC} = MAX,	V ₁ = 2.7 V			20			20	μА
Ц	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V		· · · · · · · · · · · · · · · · · · ·	0.4			-0.4	mA
los	Short circuit output current §		V _{CC} = MAX		-40		-225	-40		-225	mA
Icc	Supply current Outputs low		V _{CC} = MAX,	Outputs open		62	90		62	90	90
	Outputs at H	li-Z	VCC WAX, Outputs open			64	95		64	95	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SN54LS440 THRU SN54LS442, SN54LS444 SN74LS440 THRU SN74LS442, SN74LS444 QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS


SDLS176 - AUGUST 1979 - REVISED MARCH 1988

switching characteristics at VCC = 5 V, TA = 25 °C, see note 2

	PARAMETER		то	TEST		′LS442						
		(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		Α	В			10	14		9	14		
		A	С			10	14		9	14		
tPLH	Propagation delay time,	В	Α			10	14		9	14		
'	low-to-high level output	В	С			10	14		10	14	ns	
		С	Α			10	14		9	14		
ļ		С	В			10	14		10	14		
1		A	В			13	20		7	13		
		A	С	C _L = 45 pF,		13	20		7	13		
tPHL	Propagation delay time,	В	Α	-		13	20		7	13		
1116	high-to-low level output	В	С	$R_L = 667 \Omega$		13	20		13	20	ns	
		С	Α			13	20		7	13		
		С	В			13	20		13	20		
	Output enable time	Any G	A,B,C			22	33	7.7.1	22	33		
tPZL	to low level	S0,S1	A,B,C			28	42		28	42	ns	
		<u>cs</u>	A,B,C			23	36		23	36		
^t PZH	Output enable time to high level	G, s, CS	A,B,C			21	32		24	32	ns	
tPLZ	Output disable time from low level	G, s, cs	A,B,C	CL = 5 pF,		14	35		14	25	ns	
^t PHZ	Output disable time from high level	<u>G</u> , s, <u>CS</u>	A,B,C	R _L = 667 Ω		14	25		14	25	ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated