


SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC164 . . . J PACKAGE
SN74HC164 . . . N PACKAGE


(TOP VIEW)



2


SN54HC164 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for J and N packages.

FUNCTION TABLE

INPUTS			OUTPUTS			
CLR	CLK	A B	QA	QB	... QH	
L	X	X X	L	L	L	
H	L	X X	QA ₀	QB ₀	QH ₀	
H	I	H H	H	QA _n	QG _n	
H	I	L X	L	QA _n	QG _n	
H	I	X L	L	QA _n	QG _n	

H = high level (steady state). L = low level (steady state)

X = irrelevant (any input, including transitions)

I = transition from low to high level

QA₀, QB₀, QH₀ = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.

QA_n, QG_n = the level of QA or QG before the most recent I transition of the clock; indicates a one-bit shift.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1982, Texas Instruments Incorporated


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-231

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

logic diagram (positive logic)




2

HCMOS Devices

Pin numbers are for J and N packages.

typical clear, shift, and clear sequences



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC}	-0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND pins	±50 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: N package	260°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2

HCMOS Devices

recommended operating conditions

		SN54HC164			SN74HC164			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage		2	5	6	2	5	6	V
V _{IH} High-level input voltage	V _{CC} = 2 V	1.5			1.5			V
	V _{CC} = 4.5 V	3.15			3.15			
	V _{CC} = 6 V	4.2			4.2			
V _{IL} Low-level input voltage	V _{CC} = 2 V	0	0.3	0	0	0.3	0.3	V
	V _{CC} = 4.5 V	0	0.9	0	0	0.9	0.9	
	V _{CC} = 6 V	0	1.2	0	0	1.2	1.2	
V _I Input voltage		0	V _{CC}	0	0	V _{CC}	0	V
V _O Output voltage		0	V _{CC}	0	0	V _{CC}	0	V
t _t Input transition (rise and fall) times	V _{CC} = 2 V	0	1000	0	0	1000	0	ns
	V _{CC} = 4.5 V	0	500	0	0	500	0	
	V _{CC} = 6 V	0	400	0	0	400	0	
T _A Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC164		SN74HC164		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V _I = V _{IH} or V _{IL} , I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = -5.2 mA	6 V	5.48	5.80		5.2		5.34		V
		2 V	0.002	0.1		0.1		0.1		
		4.5 V	0.001	0.1		0.1		0.1		
		6 V	0.001	0.1		0.1		0.1		
V _I	V _I = V _{CC} or 0	6 V	±0.1	±100		±1000		±1000		nA
	I _{CC}	6 V			8	160		80		μA
C _i		2 to 6 V	3	10		10		10		pF



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

2

HCMOS Devices

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	TA = 25°C		SN54HC164		SN74HC164		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	2 V	0	6	0	4.2	0	5	MHz
		4.5 V	0	31	0	21	0	25	
		6 V	0	36	0	25	0	28	
t_w	Pulse duration	2 V	100		150		125		ns
		4.5 V	20		30		25		
		6 V	17		25		21		
	CLK high or low	2 V	80		120		100		ns
		4.5 V	16		24		20		
		6 V	14		20		18		
t_{su}	Setup time before CLK1	2 V	100		150		125		ns
		4.5 V	20		30		25		
		6 V	17		25		21		
	\overline{CLR} inactive	2 V	100		150		125		ns
		4.5 V	20		30		25		
		6 V	17		25		21		
t_h	Hold time, data after CLK1		2 V	5		5		5	ns
			4.5 V	5		5		5	
			6 V	5		5		5	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	TA = 25°C			SN54HC164		SN74HC164		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			2 V	6	10		4.2		5		MHz
			4.5 V	31	54		21		25		
			6 V	36	62		25		28		
t_{PHL}	\overline{CLR}	Any Q	2 V	140	205		295		255		ns
			4.5 V	28	41		59		51		
			6 V	24	35		51		46		
t_{pd}	CLK	Any Q	2 V	115	175		265		220		ns
			4.5 V	23	35		53		44		
			6 V	20	30		45		38		
t_t			2 V	38	75		110		95		ns
			4.5 V	8	15		22		19		
			6 V	6	13		19		16		

C_{pd}	Power dissipation capacitance	No load, $T_A = 25^\circ\text{C}$	135 pF typ
----------	-------------------------------	-----------------------------------	------------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.