


SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


SN54HC164 . . . J PACKAGE
SN74HC164 . . . N PACKAGE

(TOP VIEW)



SN54HC164 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

description

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous Clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input.

The SN54HC164 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC164 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OUTPUTS					
CLR	CLK	A	B	QA	QB	QC	QH
L	X	X	X	L	L	L	L
H	L	X	X	QA0	QB0	QC0	QH0
H	1	H	H	H	QA _n	QB _n	QH _n
H	1	L	X	L	QA _n	QB _n	QH _n
H	1	X	L	L	QA _n	QB _n	QH _n

H = high level (steady state). L = low level (steady state)


X = irrelevant (any input, including transitions)

1 = transition from low to high level

QA₀, QB₀, QH₀ = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.

QA_n, QB_n, QH_n = the level of QA or QG before the most recent 1 transition of the clock; indicates a one-bit shift.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for J and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1982, Texas Instruments Incorporated

2-231


SN54HC164, SN74HC164
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

logic diagram (positive logic)



Pin numbers are for J and N packages.

typical clear, shift, and clear sequences



2

HC MOS Devices

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

2

HCMOS Devices

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC164			SN74HC164			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$		1.5	$V_{CC} = 2\text{ V}$		1.5	V
		$V_{CC} = 4.5\text{ V}$		3.15	$V_{CC} = 4.5\text{ V}$		3.15	
		$V_{CC} = 6\text{ V}$		4.2	$V_{CC} = 6\text{ V}$		4.2	
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$		0	$V_{CC} = 2\text{ V}$		0	V
		$V_{CC} = 4.5\text{ V}$		0	$V_{CC} = 4.5\text{ V}$		0	
		$V_{CC} = 6\text{ V}$		0	$V_{CC} = 6\text{ V}$		0	
V_I	Input voltage	0			V_{CC}			V
V_O	Output voltage	0			V_{CC}			V
t_t	Input transition (rise and fall) times	$V_{CC} = 2\text{ V}$		0	$V_{CC} = 2\text{ V}$		1000	ns
		$V_{CC} = 4.5\text{ V}$		0	$V_{CC} = 4.5\text{ V}$		500	
		$V_{CC} = 6\text{ V}$		0	$V_{CC} = 6\text{ V}$		400	
T_A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC164		SN74HC164		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20\ \mu\text{A}$	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
		4.5 V	3.98	4.30		3.7		3.84		
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20\ \mu\text{A}$	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
		4.5 V		0.17	0.26		0.4	0.33		
I_I	$V_I = V_{CC}$ or 0	6 V		±0.1	±100		±1000	±1000	nA	
		6 V				8	160	80	μA	
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V							μA	
C_i		2 to 6 V		3	10		10		pF	



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54HC164, SN74HC164
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

2 HCMOS Devices

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25 °C		SN54HC164		SN74HC164		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0	6	0	4.2	0	5	MHz
		4.5 V	0	31	0	21	0	25	
		6 V	0	36	0	25	0	28	
t _w	Pulse duration	$\overline{\text{CLR}}$ low	2 V	100		150		125	ns
			4.5 V	20		30		25	
			6 V	17		25		21	
	CLK high or low	2 V	80		120		100		
		4.5 V	16		24		20		
		6 V	14		20		18		
t _{su}	Setup time before CLK†	Data	2 V	100		150		125	ns
			4.5 V	20		30		25	
			6 V	17		25		21	
	$\overline{\text{CLR}}$ inactive	2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		25		21		
t _h	Hold time, data after CLK†	2 V	5		5		5	ns	
		4.5 V	5		5		5		
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25 °C			SN54HC164		SN74HC164		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	6	10		4.2		5	MHz	
			4.5 V	31	54		21		25		
			6 V	36	62		25		28		
t _{PHL}	$\overline{\text{CLR}}$	Any Q	2 V	140	205		295		255	ns	
			4.5 V	28	41		59		51		
			6 V	24	35		51		46		
t _{pd}	CLK	Any Q	2 V	115	175		265		220	ns	
			4.5 V	23	35		53		44		
			6 V	20	30		45		38		
t _t			2 V	38	75		110		95	ns	
			4.5 V	8	15		22		19		
			6 V	6	13		19		16		

C _{pd}	Power dissipation capacitance	No load, T _A = 25 °C	135 pF typ
-----------------	-------------------------------	---------------------------------	------------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.