## SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL 1982 - REVISED MAY 2002

**Applications Include:** 


Pattern Generators

Shift Registers

- Buffer/Storage Registers

**Fully Buffered Outputs for Maximum** 

- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175 and 'AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs



NC - No internal connection

### description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input. The 'ALS175 and 'AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS207E - APRIL 1982 - REVISED MAY 2002

| TA             | PACKA     | 3E†           | ORDERABLE<br>PART NUMBER  | TOP-SIDE<br>MARKING |
|----------------|-----------|---------------|---------------------------|---------------------|
|                |           |               | SN74ALS174N               | SN74ALS174N         |
|                | PDIP – N  | Tube          | SN74AS174N                | SN74AS174N          |
|                | PDIP – N  | Tube          | SN74ALS175N               | SN74ALS175N         |
|                |           |               | SN74AS175BN               | SN74AS175BN         |
|                |           | Tube          | SN74ALS174D               | ALS174              |
|                |           | Tape and reel | SN74ALS174DR              | AL5174              |
|                |           | Tube          | SN74AS174D                | 49474               |
| 0°C to 70°C    | SOIC – D  | Tape and reel | SN74AS174DR               | AS174               |
|                |           | Tube          | SN74ALS175D               | AL 0475             |
|                |           | Tape and reel | SN74ALS175DR              | ALS175              |
|                |           | Tube          | SN74AS175BD               | AS175B              |
|                |           | Tape and reel | SN74AS175BDR              | A31756              |
|                |           |               | SN74ALS174NSR             | ALS174              |
|                | SOP – NS  |               | SN74AS174NSR              | 74AS174             |
|                | 50P - N5  | Tape and reel | SN74ALS175NSR             | ALS175              |
|                |           |               | SN74AS175BNSR             | 74AS175B            |
|                |           |               | SNJ54ALS174J              | SNJ54ALS174J        |
|                | CDIP – J  | Tube          | SNJ54AS174J               | SNJ54AS174J         |
|                | CDIF = J  | Tube          | SNJ54ALS175J              | SNJ54ALS175J        |
|                |           |               | SNJ54AS175BJ              | SNJ54AS175BJ        |
| –55°C to 125°C | CFP – W   | Tube          | SNJ54ALS174W              | SNJ54ALS174W        |
|                |           | Tube          | SNJ54ALS175W              | SNJ54ALS175W        |
|                |           |               | SNJ54ALS174FK             | SNJ54ALS174FK       |
|                | LCCC – FK | Tube          | SNJ54AS174FK <sup>‡</sup> | SNJ54AS174FK        |
|                |           |               | SNJ54ALS175FK             | SNJ54ALS175FK       |

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

<sup>‡</sup>This orderable is not recommended for new designs.

#### FUNCTION TABLE (each flip-flop)


|     | INPUTS     |   | OUT            | PUTS             |
|-----|------------|---|----------------|------------------|
| CLR | CLK        | D | Q              | Q§               |
| L   | Х          | Х | L              | Н                |
| н   | $\uparrow$ | Н | н              | L                |
| н   | $\uparrow$ | L | L              | н                |
| н   | L          | Х | Q <sub>0</sub> | $\overline{Q}_0$ |


§ 'ALS175 and 'AS175B only



SDAS207E - APRIL 1982 - REVISED MAY 2002

### logic diagrams (positive logic)





**To Five Other Channels** 

**To Three Other Channels** 

Pin numbers shown are for the D, J, N, NS, and W packages.

#### absolute maximum ratings over operating free-air temperature range, SN54/74ALS174, SN54/74ALS175 (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>CC</sub>                                  |                |
|--|----------------|
| Input voltage, V <sub>1</sub>                                    |                |
| Package thermal impedance, $\theta_{JA}$ (see Note 1): D package |                |
| N package  |                |
| NS package   | e 64°C/W       |
| Storage temperature range, T <sub>stg</sub>                      | –65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

|                 |                                | -   | 54ALS1<br>54ALS1 |      | SN74ALS174<br>SN74ALS175 |     |      | UNIT |
|-----------------|--------------------------------|-----|------------------|------|--------------------------|-----|------|------|
|                 |                                | MIN | NOM              | MAX  | MIN                      | NOM | MAX  |      |
| V <sub>CC</sub> | Supply voltage                 | 4.5 | 5                | 5.5  | 4.5                      | 5   | 5.5  | V    |
| VIH             | High-level input voltage       | 2   |                  |      | 2                        |     |      | V    |
| VIL             | Low-level input voltage        |     |                  | 0.8  |                          |     | 0.8  | V    |
| ЮН              | High-level output current      |     |                  | -0.4 |                          |     | -0.4 | mA   |
| IOL             | Low-level output current       |     |                  | 4    |                          |     | 8    | mA   |
| ТА              | Operating free-air temperature | -55 |                  | 125  | 0                        |     | 70   | °C   |

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SDAS207E - APRIL 1982 - REVISED MAY 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |            | TEST CO                           | TEST CONDITIONS           |                    | SN54ALS174<br>SN54ALS175 |       |                    | SN74ALS174<br>SN74ALS175 |      |      |  |
|-----------|------------|-----------------------------------|---------------------------|--------------------|--------------------------|-------|--------------------|--------------------------|------|------|--|
|           |            |                                   |                           | MIN                | түр†                     | MAX   | MIN                | түр†                     | MAX  |      |  |
| VIK       |            | V <sub>CC</sub> = 4.5 V,          | lj = -18 mA               |                    |                          | -1.5  |                    |                          | -1.5 | V    |  |
| VOH       |            | V <sub>CC</sub> = 4.5 V to 5.5 V, | I <sub>OH</sub> = -0.4 mA | V <sub>CC</sub> -2 |                          |       | V <sub>CC</sub> -2 |                          |      | V    |  |
| Vai       |            | V <sub>CC</sub> = 4.5 V           | $I_{OL} = 4 \text{ mA}$   |                    | 0.25                     | 0.4   |                    | 0.25                     | 0.4  | V    |  |
| VOL       |            | VCC = 4.5 V                       | I <sub>OL</sub> = 8 mA    |                    |                          |       | 0.3                |                          | 0.5  | v    |  |
| Ц         |            | V <sub>CC</sub> = 5.5 V,          | V <sub>I</sub> = 7 V      |                    |                          | 0.1   |                    |                          | 0.1  | mA   |  |
| Iн        |            | V <sub>CC</sub> = 5.5 V,          | V <sub>I</sub> = 2.7 V    |                    |                          | 20    |                    |                          | 20   | μA   |  |
| I         | All others |                                   | VI = 0.4 V                |                    |                          | -0.1  |                    |                          | -0.1 |      |  |
| ΊL        | CLK        | $V_{CC} = 5.5 V,$                 | v] = 0.4 v                |                    |                          | -0.15 |                    |                          |      | - mA |  |
| IO‡       |            | V <sub>CC</sub> = 5.5 V,          | V <sub>O</sub> = 2.25 V   | -20                |                          | -112  | -30                |                          | -112 | mA   |  |
|           | 'ALS174    |                                   | See Note 2                |                    | 11                       | 19    |                    | 11                       | 19   |      |  |
|           | 'ALS175    | $V_{CC} = 5.5 V,$                 | See Note 3                |                    | 8                        | 14    |                    | 9                        | 14   | mA   |  |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. NOTE 3: I<sub>CC</sub> is measured with D inputs and CLR grounded, and CLK at 4.5 V.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                     |                                      |              | SN54AI<br>SN54AI |     | SN74ALS174<br>SN74ALS175 |     | UNIT |
|---------------------|--------------------------------------|--------------|------------------|-----|--------------------------|-----|------|
|                     |                                      |              | MIN              | MAX | MIN                      | MAX |      |
| fclock              | Clock frequency                      |              |                  | 40  |                          | 50  | MHz  |
|                     | t <sub>w</sub> Pulse duration        | CLR low      | 15               |     | 10                       |     |      |
| tw                  |                                      | CLK high     | 12.5             |     | 10                       |     | ns   |
|                     |                                      | CLK low      | 12.5             |     | 10                       |     |      |
| +                   | Determine he fame OL 1/1             | Data         | 15               |     | 10                       |     |      |
| t <sub>su</sub> Set | Setup time before CLK↑               | CLR inactive | 8                |     | 6                        |     | ns   |
| <sup>t</sup> h      | Hold time, data after $CLK^\uparrow$ |              | 0                |     | 0                        |     | ns   |

## switching characteristics (see Figure 1)

| PARAMETER        | FROM    | то                      | V(<br>Ci<br>Ri<br>Tr     | Ι,  | UNIT                     |     |     |
|------------------|---------|-------------------------|--------------------------|-----|--------------------------|-----|-----|
|                  | (INPUT) | (OUTPUT)                | SN54ALS174<br>SN54ALS175 |     | SN74ALS174<br>SN74ALS175 |     |     |
|                  |         |                         |                          | MAX | MIN                      | MAX |     |
| fmax             |         |                         | 40                       |     | 50                       |     | MHz |
| tplh             |         | Any Q                   | 3                        | 20  | 5                        | 18  | ns  |
| <sup>t</sup> PHL | CLR     | (or Q, 'ALS175)         | 5                        | 30  | 8                        | 23  | 115 |
| <sup>t</sup> PLH | CLK     | Any Q                   | 3                        | 20  | 3                        | 15  | ns  |
| <sup>t</sup> PHL | ULK     | (or <u>Q</u> , 'ÁLS175) | 5                        | 24  | 5                        | 17  | 115 |

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS207E - APRIL 1982 - REVISED MAY 2002

# absolute maximum ratings over operating free-air temperature range, SN54/74AS174, SN54/74AS175B (unless otherwise noted)<sup>†</sup>

| Input voltage, V <sub>I</sub>                               |                | / |
|---|----------------|---|
| Package thermal impedance, $\theta_{JA}$ (see Note 1): D pa | ackage 73°C/W  | / |
| N pa  | ackage 67°C/W  | Ι |
| NS r  | package 64°C/W | / |
| Storage temperature range, T <sub>stg</sub>                 |                | ) |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

|                |                                | SN54AS174<br>SN54AS175B |     |     | SN74AS174<br>SN74AS175B |     |     | UNIT |
|----------------|--------------------------------|-------------------------|-----|-----|-------------------------|-----|-----|------|
|                |                                | MIN                     | NOM | MAX | MIN                     | NOM | MAX |      |
| VCC            | Supply voltage                 | 4.5                     | 5   | 5.5 | 4.5                     | 5   | 5.5 | V    |
| VIH            | High-level input voltage       | 2                       |     |     | 2                       |     |     | V    |
| VIL            | Low-level input voltage        |                         |     | 0.8 |                         |     | 0.8 | V    |
| ЮН             | High-level output current      |                         |     | -2  |                         |     | -2  | mA   |
| IOL            | Low-level output current       |                         |     | 20  |                         |     | 20  | mA   |
| Т <sub>А</sub> | Operating free-air temperature | -55                     |     | 125 | 0                       |     | 70  | °C   |

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PA               | ARAMETER | TEST CO                    | TEST CONDITIONS         |                    |      | SN54AS174<br>SN54AS175B |                    |      | 4<br>B | UNIT |
|------------------|----------|----------------------------|-------------------------|--------------------|------|-------------------------|--------------------|------|--------|------|
|                  |          |                            |                         | MIN                | TYP‡ | MAX                     | MIN                | TYP‡ | MAX    |      |
| VIK              |          | V <sub>CC</sub> = 4.5 V,   | lı = –18 mA             |                    |      | -1.2                    |                    |      | -1.2   | V    |
| ∨он              |          | $V_{CC}$ = 4.5 V to 5.5 V, | I <sub>OH</sub> = -2 mA | V <sub>CC</sub> -2 |      |                         | V <sub>CC</sub> -2 |      |        | V    |
| VOL              |          | V <sub>CC</sub> = 4.5 V,   | I <sub>OL</sub> = 20 mA |                    | 0.35 | 0.5                     |                    | 0.35 | 0.5    | V    |
| Ц                |          | V <sub>CC</sub> = 5.5 V,   | V <sub>I</sub> = 7 V    |                    |      | 0.1                     |                    |      | 0.1    | mA   |
| ЧН               |          | V <sub>CC</sub> = 5.5 V,   | V <sub>I</sub> = 2.7 V  |                    |      | 20                      |                    |      | 20     | μA   |
| ۱ <sub>IL</sub>  |          | V <sub>CC</sub> = 5.5 V,   | $V_{I} = 0.4 V$         |                    |      | -0.5                    |                    |      | -0.5   | mA   |
| ١ <sub>0</sub> § | -        | V <sub>CC</sub> = 5.5 V,   | V <sub>O</sub> = 2.25 V | -30                |      | -112                    | -30                |      | -112   | mA   |
|                  | 'AS174   | V <sub>CC</sub> = 5.5 V,   | See Note 4              |                    | 30   | 45                      |                    | 30   | 45     | mA   |
| lcc              | 'AS175B  | VCC = 0.5 V,               | See Note 4              |                    | 22.5 | 34                      |                    | 22.5 | 34     | ША   |

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. NOTE 4: ICC is measured with D inputs, CLR, and CLK grounded.



SDAS207E - APRIL 1982 - REVISED MAY 2002

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                    |   |              |              |     | 154AS174 SN74AS174<br>54AS175B SN74AS175E |     |     | UNIT |
|--------------------|---|--------------|--------------|-----|---|-----|-----|------|
|                    |   |              |              | MIN | MAX                                       | MIN | MAX |      |
| fclock*            | Clock frequency                               |              |              |     | 100                                       |     | 100 | MHz  |
|                    |   | CLR low      | CLR low      |     |   | 5   |     |      |
| t * Dulas duration |   | CLK high     |              | 4   |   | 4   |     |      |
| ۱W                 | t <sub>w</sub> * Pulse duration               | CLK low      | 'AS174       | 6   |   | 6   |     | ns   |
|                    |   | CLK low      | 'AS175B      | 5   |   | 5   |     |      |
|                    |   | Data         | 'AS174       | 4   | 4   |     |     |      |
| t <sub>su</sub> *  | $t_{SU}^*$ Setup time before CLK <sup>↑</sup> | Dala         | 'AS175B      | 3   |   | 3   |     | ns   |
|                    |   | CLR inactive | CLR inactive |     |   | 6   |     |      |
| t <sub>h</sub> *   | Hold time, data after $CLK^\uparrow$          |              |              | 1   |   | 1   |     | ns   |

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested.

## switching characteristics (see Figure 1)

| PARAMETER          | FROM<br>(INPUT) | TO<br>(OUTPUT) | Cl<br>Rl  | $V_{CC} = 4.5 V \text{ to } 5.5$<br>$C_L = 50 \text{ pF},$<br>$R_L = 500 \Omega,$<br>$T_A = \text{MIN to MAX}^{\dagger}$ |           | ,   | UNIT |
|--------------------|-----------------|----------------|-----------|--|-----------|-----|------|
|                    |                 |                | SN54AS174 |  | SN74AS174 |     |      |
|                    |                 |                | MIN       | MAX  | MIN       | MAX |      |
| f <sub>max</sub> * |                 |                | 100       |  | 100       |     | MHz  |
| <sup>t</sup> PHL   | CLR             | Any Q          | 5         | 15   | 5         | 14  | ns   |
| <sup>t</sup> PLH   | CLK             | Amy O          | 3.5       | 9.5  | 3.5       | 8   | 20   |
| <sup>t</sup> PHL   | ULK             | Any Q          | 4.5       | 11.5   | 4.5       | 10  | ns   |

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics (see Figure 1)


| PARAMETER          | FROM<br>(INPUT) | TO<br>(OUTPUT)          | V <sub>CC</sub> = 4.5 V to 5.5 V,<br>C <sub>L</sub> = 50 pF,<br>R <sub>L</sub> = 500 Ω,<br>T <sub>A</sub> = MIN to MAX <sup>†</sup> |     |            |     | UNIT |
|--------------------|-----------------|-------------------------|---|-----|------------|-----|------|
|                    |                 |                         | SN54AS175B  |     | SN74AS175B |     |      |
|                    |                 |                         | MIN   | MAX | MIN        | MAX |      |
| f <sub>max</sub> * |                 |                         | 100   |     | 100        |     | MHz  |
| tPLH               | CLR             | Any Q or $\overline{Q}$ | 4   | 10  | 4          | 9   | ns   |
| <sup>t</sup> PHL   |                 |                         | 4.5   | 15  | 4.5        | 13  |      |
| t <sub>PLH</sub>   | CLK             | Any Q or $\overline{Q}$ | 3   | 8.5 | 3          | 7.5 | ns   |
| <sup>t</sup> PHL   |                 |                         | 3   | 11  | 3          | 10  |      |

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested. † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




SDAS207E - APRIL 1982 - REVISED MAY 2002

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated