SN54116, SN74116 DUAL 4-BIT LATCHES WITH CLEAR

DECEMBER 1972-REVISED MARCH 1988

SN54116 . . . J OR W PACKAGE Two Independent 4-Bit Latches in a Single SN74116 . . . N PACKAGE Package (TOP VIEW) Separate Clear Inputs Provide One-Step U₂₄∏ Vcc 1CLR 1 **Clearing Operation** 1C1 2 23 204 **Dual Gated Enable Inputs Simplify Cascad-**22 2D4 $1\overline{C}2$ $\boxed{3}$ ing Register Implementations 1D1 []4 21 203 101 🛛 5 20 2D3 Compatible for Use with TTL Circuits 19 202 1D2]6 Input Clamping Diodes Simplify System 102 7 18 2D2 Design 1D3 18 17 201 103 🛛 9 16 2D1 1D4 🛛 10 15 2C2 104 [11 14 2C1 GND [12 13 2CLR

description

These monolithic TTL circuits utlize D-type bistables to implement two independent four-bit latches in a single package. Each four-bit latch has an independent asynchronous clear input and a gated two-input enable circuit. When both enable inputs are low, the output levels will follow the data input levels. When either or both of the enable inputs are taken high, the outputs remain at the last levels setup at the inputs prior to the low-to-high-level transition at the enable input(s). After this, the data input set locked out.

The clear input is overriding and when taken low will reset all four outputs low regardless of the levels of the enable inputs.

The SN54116 is characterized for operation over the full military temperature range of -55° C to 125° C; the SN74116 is characterized for operation from 0°C to 70°C.


(EACH LATCH)									
	OUTPUT								
CLEAR	ENA	ABLE	DATA						
LLEAR	Ē1	Ĉ2	DATA						
н	L	L	L	L					
н	L	L	н	н					
н	×	н	х	0 ₀ 0 ₀					
н	н	х	х	Q ₀					
L	×	х	×	L					

FUNCTION TABLE

H = high level, L = low level, X = irrelevant

 Ω_0 = the level of Ω before these input conditions were established.

logic symbol[†]




$2\overline{CLR} (13) \\ 2\overline{C1} (14) \\ 2\overline{C2} (15) \\ 2\overline{C2} (15) \\ 100 \\ 1$	R & C1	
2D1 (16)	1D	(17) 201
2D2 (18)		(19) 202
2D3 (20)		(21) 203
2D4 (22)		(23) 204

[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


2

SN54116, SN74116 DUAL 4-BIT LATCHES WITH CLEAR

logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .		 	 7V
Input voltage		 	 5.5 V
Operating free-air temperature range:	SN54116 Circuits	 	 -55° C to 125° C
	SN74116 Circuits		
Storage temperature range		 	 -65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

		SN54116			SN74116			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
	C1, C2	18	-		18			-
Input pulse width, t _W	CLR	18			18			ns
Data satura tima t	High logic level	8			8			
Data setup time, t _{su}	Low logic level	14			14		_	ns
Clear inactive-state setup time, t _{su}		8			8			ns
Data release time, high-level data, t _{release}				2			2	
Data hold time, low-level data, th		8			8.			ns
Operating free-air temperature, TA	·	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]		MIN	TYP‡	МАХ	UNIT
VIH	VIH High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	1 ₁ = -12 mA			-1.5	V
Vон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,			0.2	0.4	v
lj –	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mA
		$\overline{C}1, \overline{C}2, \text{ or clear}$	V _{CC} = MAX, V ₁ = 2.4 V				40	μA
ЧН	High-level input current	Any D	VCC - WAX,			60	μΑ	
		C1, C2, or clear					-1.6	
η _E	Low-level input current	Any D, initial peak	V _{CC} = MAX,	VI = 0.4 V			-2.4	mA
		Any D, steady-state					-1.6	
8				SN54116	-20		-57	mA
los	Short-circuit output current §		V _{CC} = MAX	SN74116	_18		-57	
			V _{CC} = MAX,	Condition A		60	100	mA
'cc	Supply current		See Note 2	Condition B		40	70	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$ Not more than one output should be shorted at a time.

NOTE 2: With outputs open, I_{CC} is measured for the following conditions:

A. All inputs grounded.

- 1


B. All \overline{C} inputs are grounded and all other inputs are at 4.5 V.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT) TEST CONDITIONS		MIN	түр	МАХ	UNIT
^t PLH		A.m. ()			19	30	ns
tPHL	CT or C2	Any Q	C _L = 15 pF, R _L = 400 Ω, See Figure 1		15	22	
tPLH	Data				10	15	ns
tPHL	Data	Q			12	18	
^t PHL	CLR	Any Q			15	22	ns



SN54116, SN74116 DUAL 4-BIT LATCHES WITH CLEAR



NOTES: A. Input pulses are supplied by generators having the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, PRR = 1 MHz, duty cycle $\le 50\%$, $Z_{out} \approx 50\Omega$.

- B. CL includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. The other enable input is low.
- E. Clear input is high.

FIGURE 1



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated