## INTEGRATED CIRCUITS

# DATA SHEET

# 74F656A

Octal buffer/driver with parity, non-inverting (3-State)

Product specification
Supersedes data of 1991 Jul 17
IC15 Data Handbook





# Octal buffer/driver with parity, non-inverting (3-State)

74F656A

#### **FEATURES**

- Significantly improved AC performance over 74F656
- High impedance NPN base input for reduced loading (40μA in High and Low states)
- Ideal in applications where high output drive and light bus loading are required (I<sub>IL</sub> is 40μA vs. FAST std of 600μA)
- 74F656A combines 74F244 and 74F280A functions in one package
- Non-inverting
- 3-State outputs sink 64mA and source 15mA
- 24-pin plastic Slim DIP (300mil) package
- Inputs on one side and outputs on the other side simplifies PC board layout
- Combined functions reduce part count and enhance system performance
- Industrial temperature range available (-40°C to +85°C)

#### **DESCRIPTION**

The 74F656A is an octal buffer and line driver with parity generation/checking designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers. These parts include parity generator/checker to improve PC board density.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F656A	6.5ns	64mA

#### ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0$ °C to $\pm 70$ °C	INDUSTRIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = $-40^{\circ}$ C to $+85^{\circ}$ C	PKG DWG#
24-pin Plastic Slim DIP (300mil)	N74F656AN	174F656AN	SOT222-1
24-pin Plastic SOL	N74F656AD	174F656AD	SOT137-1

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0-D7	Data inputs	2.0/0.066	40μΑ/40μΑ
PI	Parity input	1.0/0.033	20μΑ/20μΑ
OE0, OE1, OE2	Output Enable Inputs (active Low)	1.0/0.033	20μΑ/20μΑ
ΣΕ, ΣΟ	Parity outputs	750/106.7	15mA/64mA
Q0-Q7	Data outputs	750/106.7	15mA/64mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.


# Octal buffer/driver with parity, non-inverting (3-State)

74F656A


#### PIN CONFIGURATION




## **LOGIC SYMBOL**



## LOGIC SYMBOL (IEEE/IEC)



## **LOGIC DIAGRAM**



# Octal buffer/driver with parity, non-inverting (3-State)

74F656A

#### **FUNCTION TABLE**

	INPL	JTS		OUTPUTS
OE0	OE1	OE2	Dn	Qn
L	L	L L		L
L	L	L	Н	Н
Н	Х	Х	Х	Z
×	Н	X	Х	Z
X	Х	Н	Х	Z

H = High voltage level

= Low voltage level

= Don't care

Z = High impedance "off" state

#### **FUNCTION TABLE for PARITY OUTPUTS**

INPUTS	PAR OUTF	
Number of inputs, High (PI, D0–D7)	ΣΕ	Σ0
Even - 0, 2, 4, 6, 8	Н	L
Odd - 1, 3, 5, 7, 9	L	Н
Any OEn = High	Z	Z

H = High voltage level

L = Low voltage level Z = High impedance "off" state

## **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETI	ER	RATING	UNIT
V <sub>CC</sub>	Supply voltage		−0.5 to +7.0	V
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current	−30 to +5	mA	
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V	
I <sub>OUT</sub>	Current applied to output in Low output state		128	mA
_	Operating free cir temperature renge	Commercial range	0 to +70	°C
T <sub>amb</sub>	Operating free-air temperature range	-40 to +85	°C	
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C	

## **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	PARAMETE			UNIT		
SYMBOL	PARAMETER	MIN	NOM	MAX	UNII	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V	
V <sub>IH</sub>	High-level input voltage	2.0			V	
V <sub>IL</sub>	Low-level input voltage			0.8	V	
I <sub>IK</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current				-15	mA
I <sub>OL</sub>	Low-level output current				64	mA
_		Commercial range	0		70	°C
l <sub>amb</sub>	Operating free-air temperature range	Industrial range	-40		85	°C

# Octal buffer/driver with parity, non-inverting (3-State)

74F656A

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDO:		PARAMETER			T COMPLETIONS	1		LIMITS		
SYMBOL	PA	RAMETER		IES	T CONDITIONS	'	MIN	TYP <sup>2</sup>	MAX	
				V <sub>CC</sub> = MIN, I <sub>OH</sub> = -3mA		±10%V <sub>CC</sub>	2.4			V
$V_{OH}$	High-level outpu	High-level output voltage			$I_{OH} = -3mA$	±5%V <sub>CC</sub>	2.7	3.3		V
					$I_{OH} = -15 \text{mA}$	±10%V <sub>CC</sub>	2.0			V
	I am land and	t 1t		$V_{CC} = MIN,$		±10%V <sub>CC</sub>			0.55	٧
V <sub>OL</sub>			$V_{IL} = MAX$ $V_{IH} = MIN$	$V_{IL} = MAX$ $V_{IH} = MIN$ $I_{OL} = 64mA$			0.42	0.55	V	
V <sub>IK</sub>	Input clamp volt	age		V <sub>C</sub>	$C = MIN, I_I = I_{IK}$			-0.73	-1.2	V
I <sub>I</sub>	Input current at	maximum input	t voltage	V <sub>C</sub>	$V_{CC} = 0.0, V_{I} = 7.0V$				100	μА
	Commercial Dn								40	μΑ
I <sub>IH</sub>	High-level	range PI, OE					20	μА		
	input current	put current Industrial	Dn	$V_{CC} = MAX, V_I = 2.7V$					80	μА
		range	PI, ŌĒn	1					40	μА
			Dn	.,	MAN/ N/ 0.5				-40	μА
I <sub>IL</sub>	Low-level input	current	PI, ŌĒn	Vcc	$_{c} = MAX, V_{I} = 0.5$	V			-20	μА
I <sub>OZH</sub>	Off-state curren High-level voltage			Vcc	$V_{CC} = MAX, V_O = 2.7V$				50	μА
I <sub>OZL</sub>	Off-state current Low-level voltage			Vcc	= MAX, V <sub>O</sub> = 0.5	5V			-50	μА
Ios	Short-circuit out	put current <sup>3</sup>		V <sub>CC</sub> = MAX			-100		-225	mA
		Іссн						50	80	mA
$I_{CC}$	Supply current (total)	lccz		V <sub>CC</sub> = MAX				78	110	mA
	(12.22.7)							83	90	mA

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

#### **AC ELECTRICAL CHARACTERISTICS**


			LIMITS								
SYMBOL	PARAMETER	TEST CONDITIONS	$T_{amb} = +25^{\circ}C,$ $V_{CC} = +5.0V$ $C_{L} = 50pF,$ $R_{L} = 500\Omega$			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_{L} = 50\text{pF},$ $R_{L} = 500\Omega$		$\begin{split} T_{amb} &= -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ V_{CC} &= +5.0\text{V} \pm 10\% \\ C_{L} &= 50\text{pF}, \\ R_{L} &= 500\Omega \end{split}$		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	Waveform 1	2.0 2.5	4.0 5.5	6.5 7.0	2.0 2.5	7.0 7.5	2.0 2.5	8.0 9.0	ns ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to $\Sigma E$ , $\Sigma O$	Waveform 1, 2	5.5 5.5	10.0 11.0	13.0 14.5	5.5 5.5	14.0 16.5	4.5 5.5	16.5 18.0	ns ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High or Low level	Waveform 3 Waveform 4	3.5 4.0	7.0 8.0	10.5 11.0	3.5 4.5	11.5 12.0	3.0 4.0	13.0 13.5	ns ns	
t <sub>PHZ</sub>	Output disable time from High or Low level	Waveform 3 Waveform 4	1.5 2.0	4.5 5.0	8.0 8.0	1.5 2.0	9.0 9.0	1.5 1.5	10.0 10.0	ns ns	

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.


# Octal buffer/driver with parity, non-inverting (3-State)

74F656A


#### **AC WAVEFORMS**




Waveform 1. Propagation Delay, Non-Inverting Outputs



Waveform 2. Propagation Delay, Inverting Outputs




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

#### **TEST CIRCUIT AND WAVEFORM**



TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

#### **DEFINITIONS:**

R<sub>L</sub> = Load resistor; see AC electrical characteristics for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$  of pulse generators.

family	INP	UT PU	LSE REQU	IREMEN	TS	
family	amplitude	V <sub>M</sub> rep. rate		t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00777


2000 Jun 30 7


# Octal buffer/driver with parity, non-inverting (3-State)

74F656A

## DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT222-1		MS-001AF				95-03-11

# Octal buffer/driver with parity, non-inverting (3-State)

74F656A

## SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTL	INE		REFER	EUROPEAN	ISSUE DATE		
VERS	ION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT1	37-1	075E05	MS-013AD				<del>-95-01-24</del> 97-05-22

## Octal buffer/driver with parity, non-inverting (3-State)

74F656A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 06-00

Document order number: 9397-750 07278

Let's make things better.

Philips Semiconductors



