

Octal D flip-flop

74F273/273A

FEATURES

- High impedance inputs for reduced loading (20µA in Low and High states)
- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- 74F273A has improved DC, AC, and f_{MAX}
- 74F273A has improved noise margin
- See 74F377 for clock enable version
- See 74F373 for transparent latch version
- See 74F374 for 3-State version

DESCRIPTION

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the MR input. The device is useful for applications where the true output only is required and the CP and MR are common to all elements.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F273	125MHz	66mA
74F273A	170MHz	25mA


ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$
20-pin plastic DIP	74F273N, 74F273AN
20-pin plastic SOL	74F273D, 74F273AD


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D7	Data inputs	1.0/0.033	20µA/20µA
MR	Master Reset input (active-Low)	1.0/0.033	20µA/20µA
CP	Clock pulse input (active rising edge)	1.0/0.033	20µA/20µA
Q0 – Q7	Data outputs	50/33	1.0mA/20mA


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Octal D flip-flop

74F273/273A

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS	OPERATING MODE
MR	CP	Dn	Q0 – Q7	
L	X	X	L	Reset (clear)
H	↑	h	H	Load '1'
H	↑	l	L	Load '0'

- H = High voltage level
- h = High voltage level one set-up time prior to the Low-to-High clock transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the Low-to-High clock transition
- X = Don't care
- ↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

Octal D flip-flop

74F273/273A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-1	mA
I_{OL}	Low-level output current			20	mA
T_{amb}	Operating free air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT	
				MIN	TYP ²	MAX		
V_{OH}	High-level output voltage	MR & CP inputs	$V_{CC} = \text{MIN}, V_{IL} = 0.0V^3,$	$\pm 10\%V_{CC}$	2.5		V	
			$V_{IH} = 4.5V^3, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	V	
		other inputs	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX},$	$\pm 10\%V_{CC}$	2.5		V	
			$V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	V	
V_{OL}	Low-level output voltage		$V_{CC} = \text{MIN}, V_{IL} = \text{MAX},$	$\pm 10\%V_{CC}$		0.30	0.50	V
			$V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$		0.30	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$			-0.73	-1.2	V
I_I	Input current at maximum input voltage		$V_{CC} = 0.0V, V_I = 7.0V$				100	μA
I_{IH}	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7V$				20	μA
I_{IL}	Low-level input current		$V_{CC} = \text{MAX}, V_I = 0.5V$				-20	μA
I_{OS}	Short-circuit output current ⁴		$V_{CC} = \text{MAX}$			-60	-150	mA
I_{CC}	Supply current (total)	74F273	I_{CCH}	$V_{CC} = \text{MAX}$		65	85	mA
			I_{CCL}			68	88	mA
		74F273A	I_{CCH}	$V_{CC} = \text{MAX}$		24	38	mA
			I_{CCL}			27	43	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V, T_{amb} = 25^\circ C$.
- To reduce the effect of external noise during test.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Octal D flip-flop

74F273/273A

AC CHARACTERISTICS FOR 'F273

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _{amb} = -40°C to +85°C V _{CC} = +5.0V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	1	115	125		100		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	4.0	7.5	9.5	4.0	10.5	ns
t _{PHL}	Propagation delay MR to Qn	2	4.0	5.5	8.5	3.5	9.0	ns

AC SETUP REQUIREMENTS FOR 'F273

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _{amb} = -40°C to +85°C V _{CC} = +5.0V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low Dn to CP	3	3.0			3.0		
t _h (H) t _h (L)	Hold time, High or Low Dn to CP	3	0.0			0.0		ns
t _w (H) t _w (L)	Clock pulse width High or Low	1	4.0			4.0		ns
t _w (L)	Master Reset pulse width, Low	2	3.5			4.5		ns
t _{REC}	Recovery time MR to CP	2	8.5			9.0		ns

AC CHARACTERISTICS FOR 'F273A

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _{amb} = -40°C to +85°C V _{CC} = +5.0V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	1	150	170		125		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	3.5	5.0	8.0	3.0	9.0	ns
t _{PHL}	Propagation delay MR to Qn	2	5.0	7.0	9.0	5.0	9.5	ns


Octal D flip-flop

74F273/273A

AC SETUP REQUIREMENTS FOR 'F273A

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _{amb} = -40°C to +85°C V _{CC} = +5.0V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low Dn to CP	3	3.0			2.5		
t _h (H) t _h (L)	Hold time, High or Low Dn to CP	3	0.5			2.5		ns
t _w (H) t _w (L)	Clock pulse width High or Low	1	4.5			5.0		ns
t _w (L)	Master Reset pulse width, Low	2	3.0			3.5		ns
t _{REC}	Recovery time MR to CP	2	4.0			5.0		ns

AC WAVEFORMS



Octal D flip-flop

74F273/273A

TEST CIRCUIT AND WAVEFORMS

Test Circuit for Totem Outputs

Input Pulse Definition

$V_M = 1.5V$

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_w	t_R	t_F
74F	3.0V	1MHz	500ns	2.5ns	2.5ns