

# **HD74LS112**

# Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)

REJ03D0426-0300 Rev.3.00 Jul.13.2005


#### **Features**

• Ordering Information

| Part Name     | Package Type       | Package Code<br>(Previous Code) | Package<br>Abbreviation | Taping Abbreviation (Quantity) |
|---------------|--------------------|---------------------------------|-------------------------|--------------------------------|
| HD74LS112P    | DILP-16 pin        | PRDP0016AE-B<br>(DP-16FV)       | Р                       | _                              |
| HD74LS112FPEL | SOP-16 pin (JEITA) | PRSP0016DH-B<br>(FP-16DAV)      | FP                      | EL (2,000 pcs/reel)            |
| HD74LS112RPEL | SOP-16 pin (JEDEC) | PRSP0016DG-A<br>(FP-16DNV)      | RP                      | EL (2,500 pcs/reel)            |

Note: Please consult the sales office for the above package availability.

## **Pin Arrangement**



## **Function Table**

|        |       | Outputs      |   |   |         |                  |
|--------|-------|--------------|---|---|---------|------------------|
| Preset | Clear | Clock        | J | K | Q       | Q                |
| L      | Н     | Х            | Х | Х | Н       | L                |
| Н      | L     | Х            | Х | Х | L       | Н                |
| L      | L     | X            | X | X | H*      | H*               |
| Н      | Н     | $\downarrow$ | L | L | $Q_{O}$ | $\overline{Q}_O$ |
| Н      | Н     | $\downarrow$ | Н | L | Н       | L                |
| Н      | Н     | $\downarrow$ | L | Н | L       | Н                |
| Н      | Н     | <b>\</b>     | Н | Н | Toggle  |                  |
| Н      | Н     | Н            | Х | Х | Qo      | $\overline{Q}_O$ |

Notes: H; high level, L; low level, X; irrelevant

↓; transition from high to low level


Q; level of Q before the indicated steady-state input conditions were established.

 $\overline{Q}$ ; complement of  $Q_0$  or level of  $\overline{Q}$  before the indicated steady-state input conditions were established.

Toggle; each output changes to the complement of its previous level on each active transition indicated by  $\downarrow$ .

\*; This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

## Block Diagram (1/2)



## **Absolute Maximum Ratings**

| Item                | Symbol         | Ratings     | Unit |
|---------------------|----------------|-------------|------|
| Supply voltage      | Vcc            | 7           | V    |
| Input voltage       | $V_{IN}$       | 7           | V    |
| Power dissipation   | P <sub>T</sub> | 400         | mW   |
| Storage temperature | Tstg           | -65 to +150 | °C   |

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

## **Recommended Operating Conditions**

| Item                  |                     | Symbol             | Min  | Тур          | Max  | Unit |
|-----------------------|---------------------|--------------------|------|--------------|------|------|
| Supply voltage        |                     | V <sub>CC</sub>    | 4.75 | 5.00         | 5.25 | V    |
| Output ourrent        |                     | I <sub>OH</sub>    |      | _            | -400 | μΑ   |
| Output current        |                     | I <sub>OL</sub>    | _    | _            | 8    | mA   |
| Operating temperature |                     | Topr               | -20  | 25           | 75   | °C   |
| Clock frequency       |                     | f <sub>clock</sub> | 0    | _            | 30   | MHz  |
|                       | Clock High          |                    | 20   | _            | _    | ns   |
| Pulse width           | Clear Preset<br>Low | t <sub>w</sub>     | 25   | _            | _    | ns   |
| Saturations "H" Data  |                     | 4                  | 20↓  |              |      | ns   |
| Setup time            | "L" Data            | - t <sub>su</sub>  | 20↓  |              | _    | ns   |
| Hold time             |                     | t <sub>h</sub>     | 0↓   | <del>-</del> |      | ns   |

## **Electrical Characteristics**

 $(Ta = -20 \text{ to } +75 \text{ }^{\circ}\text{C})$ 

| lt                   | em         | Symbol                    | min. | typ.* | max. | Unit | Condition  |  |  |
|----------------------|------------|---------------------------|------|-------|------|------|--|--|--|
| Input voltage        |            | V <sub>IH</sub>           | 2.0  | _     | _    | V    |  |  |  |
| input voita          | ige        | V <sub>IL</sub>           | _    | _     | 0.8  | V    |  |  |  |
| Output voltage       |            | V <sub>OH</sub>           | 2.7  |       | _    | V    | $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, \\ I_{OH} = -400  \mu\text{A}$ |  |  |
| Output vo            | ilage      | V <sub>OL</sub>           | _    | _     | 0.5  | V    | $I_{OL} = 8 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$                               |  |  |
|                      |            | VOL                       | _    | _     | 0.4  | V    | $I_{OL} = 4 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$   |  |  |
|                      | J, K       |                           | _    | _     | 20   |      |  |  |  |
|                      | Clear      | l                         | _    | _     | 60   |      | $V_{CC} = 5.25 \text{ V}, V_I = 2.7 \text{ V}$   |  |  |
|                      | Preset     | I <sub>IH</sub>           | _    | _     | 60   | μΑ   |  |  |  |
| (                    | Clock      |                           | _    | _     | 80   |      |  |  |  |
|                      | J, K       | -<br>- I <sub>IL</sub> ** | _    | _     | -0.4 |      |  |  |  |
| Input                | Clear      |                           | _    | _     | -0.8 | mA   | $V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$   |  |  |
| current              | Preset     |                           | _    | _     | -0.8 | IIIA | VCC = 3.23 V, V  = 0.4 V   |  |  |
|                      | Clock      |                           | _    | _     | -0.8 |      |  |  |  |
|                      | J, K       |                           | _    | _     | 0.1  |      |  |  |  |
|                      | Clear      | l <sub>l</sub>            | _    | _     | 0.3  | mA   | V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 7 V   |  |  |
|                      | Preset     | ''                        | _    | _     | 0.3  |      |  |  |  |
|                      | Clock      |                           | _    | _     | 0.4  |      |  |  |  |
| Short-circle current | uit output | I <sub>OS</sub>           | -20  | _     | -100 | mA   | V <sub>CC</sub> = 5.25 V   |  |  |
| Supply cu            | rrent***   | I <sub>CC</sub>           | _    | 4     | 8    | mA   | V <sub>CC</sub> = 5.25 V   |  |  |
| Input clam           | p voltage  | V <sub>IK</sub>           | _    | _     | -1.5 | V    | $V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$   |  |  |

Notes: \*  $V_{CC} = 5 \text{ V}$ ,  $Ta = 25^{\circ}C$ 

## **Switching Characteristics**

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$ 


| Item                    | Symbol           | Inputs          | Outputs           | min. | typ. | max. | Unit | Condition         |
|-------------------------|------------------|-----------------|-------------------|------|------|------|------|-------------------|
| Maximum clock frequency | f <sub>max</sub> |                 |                   | 30   | 45   |      | MHz  |                   |
| Propagation delay time  | t <sub>PLH</sub> | Clear           |                   | _    | 11   | 20   | ns   | $C_L = 15 pF,$    |
|                         | t <sub>PHL</sub> | Preset<br>Clock | Q, $\overline{Q}$ | _    | 15   | 30   | ns   | $R_L = 2 k\Omega$ |



 $<sup>^{\</sup>star\star}$   $I_{\text{IL}}$  should not be measured when preset and clear inputs are low at same time.

<sup>\*\*\*</sup> With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the tires of measurement, the clock input is grounded.


## **Timing Definition**




## **Testing Method**

## **Test Circuit**


1.  $f_{\text{max}}$ ,  $t_{\text{PLH}}$ ,  $t_{\text{PHL}}$ , (Clock $\rightarrow$ Q,  $\overline{Q}$ )




2.  $t_{PHL}$ ,  $t_{PLH}$ , (Clear, Preset $\rightarrow Q$ ,  $\overline{Q}$ )




#### Waveforms 1





## Waveforms 2



## **Package Dimensions**







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

A. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510