



## Description

The GD74F74 is a dual D-type positive edge triggered flip-flop with Direct Clear(CLR) and Set inputs(PR) and complementary outputs(Q,  $\bar{Q}$ ). Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and Data will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

## Function Table


Inputs				Outputs	
PR	CLR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Qo	$\bar{Q}o$

↑ : Low-to-High Clock Transition

X : Immaterial

Qo : Previous Q( $\bar{Q}$ ) before Low-to-High Clock Transition

## Pin Configuration



Dn : Data Inputs

CK : Clock Pulse Inputs

PR : Direct Set Inputs

CLR : Direct Clear Inputs

## Absolute Maximum Ratings

Storage Temperature .....	-65 °C ~ 150 °C
Ambient Temperature Under Bias.....	-55 °C ~ 125 °C
Junction Temperature Under Bias .....	-0.5 °C ~ 175 °C
Vcc Voltage .....	-0.5 V ~ 7.0 V
Input Voltage .....	-0.5 V ~ 7.0 V
Input Current .....	-30 mA ~ 5.0 mA
Output Voltage .....	-0.5 V ~ Vcc

Note : Absolute Maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.



## Recommended Operating Conditions

Free Air Ambient Temperature..... : 0 °C ~ 70 °C  
 Supply Voltage ..... : 4.5 V ~ 5.5 V

## DC Electrical Characteristics over recommended operating free-air temperature range

SYMBOL	PARAMETER	Min	Typ	Max	UNIT	Vcc	CONDITION	TEST CIRCUIT
V <sub>IH</sub>	Input High Voltage	2.0			V		-----	
V <sub>IL</sub>	Input Low Voltage			0.8	V		-----	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18mA	See FIG. 18
V <sub>OH</sub>	Output High Voltage	2.5		2.7	V	4.5 4.75	I <sub>OH</sub> = -1mA I <sub>OH</sub> = -1mA	See FIG. 19
V <sub>OL</sub>	Output Low Voltage			0.5	V	Min	I <sub>OL</sub> = 20 mA	
I <sub>I</sub>	Input High Current Breakdown Test			7.0	μA	Max	V <sub>IN</sub> = 7.0 V	See FIG. 20
I <sub>IH</sub>	Input High Current			5.0	μA	Max	V <sub>IN</sub> = 2.7 V	
I <sub>IL</sub>	Input Low Current D,CK PR,CLR			-0.6 -1.8	mA mA	Max	V <sub>IN</sub> = 0.5 V	
I <sub>ILK</sub>	Input Leakage Circuit Current			1.9	μA	0.0	V <sub>IN</sub> = 4.75 V All other pins grounded	See FIG. 21
I <sub>OLK</sub>	Output Leakage Circuit Current			3.75	μA	0.0	V <sub>OUT</sub> = 150mV All other pins grounded	See FIG. 22
I <sub>os</sub>	Output Short Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0 V	See FIG. 24
I <sub>cc</sub>	Supply Current		10.5	16.0	mA	Max		See FIG. 25

\* For I<sub>os</sub>, Not more than one output should be shorted at a time, and duration should not exceed one second

**AC Characteristics**

SYMBOL	PARAMETER	TEST CONDITION						UNIT	
		TA = 25 °C Vcc = 5.0 V CL = 50 pF			TA = 0 ~ 70 °C Vcc = 5 V ± 10 % CL = 50 pF				
		Min	Typ	Max	Min	Typ	Max		
tPLH	Propagation Delay CK to Q or $\bar{Q}$	3.8	5.3	6.8	3.8	--	7.8	ns	
tPHL		4.4	6.2	8.0	4.4	--	9.2	ns	
tPLH	Propagation Delay $\bar{CLR}$ or $\bar{PR}$ to Q or $\bar{Q}$	3.2	4.6	6.1	3.2	--	7.1	ns	
tPHL		3.5	7.0	9.0	3.5	--	10.5	ns	
fMAX	Maximum clock frequency	100	125	--	100	--	--	MHz	

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	ITEM	VALUE	UNIT
tS(H)	Setup Time, High or Low	2.0 (Ta = 25 °C, Vcc = 5V)	ns
tS(L)	Before CK $\uparrow$	3.0 (Ta = 25 °C, Vcc = 5V)	
tH(H)	Hold Time, High or Low	1.0 (Ta = 25 °C, Vcc = 5V)	ns
tH(L)	After CK $\uparrow$	1.0 (Ta = 25 °C, Vcc = 5V)	
tW(H)	Pulse Width, CK High	4.0 (Ta = 25 °C, Vcc = 5V)	ns
tW(L)	CK Low	5.0 (Ta = 25 °C, Vcc = 5V)	
tREC	Recovery Time $\bar{CLR}$ or $\bar{PR}$ to CK	2.0 (Ta = 25 °C, Vcc = 5V)	ns



**LG Semicon. Co., LTD.**

