Am71/81LS95 • Am71/81LS96 Am71/81LS97 • Am71/81LS98

DISTINCTIVE CHARACTERISTICS

- · Three-state outputs drive bus line directly
- Typical propagation delay Am71/81LS95, Am71/81LS97

13ns Am71/81LS96, Am71/81LS98

10ns

 Typical power dissipation Am71/81LS95, Am71/81LS97 Am71/81LS96, Am71/81LS98


80mW 65mW

- · PNP inputs reduce DC loading on bus lines
- Am71/81LS96 and Am71/81LS98 are inverting; Am71/81LS95 and Am71/81LS97 are non-inverting
- 20-pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883 requirements

GENERAL DESCRIPTION

The Am71/81LS95, Am71/81LS96, Am71/81LS97 and Am71/ 81LS98 are octal buffers fabricated using Advanced Low-Power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

The Am71/81LS95 and Am71/81LS97 present true data at the outputs, while the Am71/81LS96 and Am71/81LS98 are inverting. The Am71/81LS95 and Am71/81LS96 have a common enable for all eight buffers with access through a 2-input NOR gate. The Am71/81LS97 and Am71/81LS98 octal buffers have four buffers enabled from one common line, and the other four buffers enabled from another common line. In all cases the outputs are placed in the three-state condition by applying a high logic level to the enable pins. All parts feature low current PNP inputs.



MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current	150mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L

MIL

Am71/81LS95 Am71/81LS96 Am71/81LS97 Am71/81LS98

DC CHARACTERISTICS OVER OPERATING RANGE

arameters	Description		Test Conditions			Min.	Typ. (Note 1)	Max.	Units		
VIH	High Level Input V	oltage				2			Volts		
VIL	Low Level Input Vo	oltage							0.8	Volts	
V _I	Input Clamp Voltag	je	V _{CC} = Min., I	_I = -18mA					-1.5	Volts	
, 1	High Level Output Current		MIL						-1.0	mΑ	
он			COM'L	COM'L					-2.6	mA	
V _{ОН}	High Level Output Voltage		V _{CC} = Min., V _{IH} = 2.0V V _{IL} = 0.8V		COM'L	$I_{OH} = -5.0 \text{mA}$ $I_{OH} = -2.6 \text{mA}$	2.4				
					00.072	I _{OH} = -2.6mA	2.7			Volts	
					MIL, I _{OH}	= -1.0mA	2.5				
Low Level Output Current		Current	COM'L					16	mA		
OL	Low Level Output Current		MIL					8			
Vol	Low Level Output Voltage		V _{CC} = Min., V _{IH} = 2.0V				0.5	>			
*OL					= 8.0mA			0.4	٧		
la .a.m.	Off-State (High-Impedance State) Output Current		$V_{CC} = Max., V_{1H} = 2.0V$ $V_{1L} = 0.8V$ $V_{O} = 0.4V$ $V_{O} = 2.4V$				-20	μΑ			
lo(OFF)					.4V			20	μΛ		
l _l	Input Current at Ma Input Voltage	aximum	V _{CC} = Max., V _I = 7.0V				0.1	mA			
lн	High Level Input C	urrent	V _{CC} = Max.,	ax., V _I = 2.7V					20	μΑ	
	Low Level	A Input		Both G Inpu	uts at 2.0V	V ₁ = 0.5V			-50	μΑ	
hι	Input Current		V _{CC} = Max.	Both G Inputs at 0.4V		V _I ≈ 0.4V			-0.36	mA	
		G Input				$V_1 = 0.4V$			-0.36		
los	Short Circuit Output	ut Current	V _{CC} = Max. (Max. (Note 2)			-30	-60	-130	mA	
	Supply Current		V _{CC} = Max. Am71/81LS95, Am71/81LS97			16	26	mA.			
lcc			CC - WIEX.	Am71/81l	S96, Am71/81LS98			13	21	"^	

Notes: 1. All typical values are at $V_{CC}=5.0V$, $T_{A}=25^{\circ}C$.


^{2.} Not more than output should be shorted at a time, and duration of the short circuit should not exceed one second.


SWITCHING CHARACTERISTICS V _{CC} = 5.0V, T _A = 25°C			Am71/81LS95 Am71/81LS97			Am71/81LS96 Am71/81LS98			
Parameter	s Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _{PLH}	Propagation Delay Time, Low-to-High Level Output			11	16		6	10	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$C_L = 15pF, R_L = 2k\Omega$		15	22		13	17	ns
^t zн	Output Enable Time to High Level			16	25		17	27	ns
†ZL	Output Enable Time to Low Level			13	20		16	25	ns
t _{HZ}	Output Disable Time from HIGH Level	C - 505 B - 360		13	20		13	20	
t _{LZ}	Output Disable Time from Low Level	$C_L = 5pF, R_L = 2k\Omega$		19	27		18	27	ns

SWITCHING CHARACTERISTICS TEST CONDITIONS

LOAD CIRCUIT FOR THREE-STATE OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS






LIC-495

- Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - 4. Pulse generator characteristics: PRR \leq 1MHz, Z_{OUT} \approx 50 Ω , t_r \leq 15ns, t_f \leq 6ns.
 - 5. When measuring tpLH and tpHL, switches S₁ and S₂ are closed.

APPLICATIONS


Am71/81LS96 USED AS SYSTEM AND/OR MEMORY BUS DRIVER



LIC-497

LIC-496

INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS IN A SINGLE PACKAGE



LIC-498

ORDERING INFORMATION

Package	Temperature	Order Number							
Туре	Range	Am71/81LS95	Am71/81LS96	Am71/81LS97	Am71/81LS98				
Molded DIP	0°C to +70°C	DM81LS95N	DM81LS96N	DM81LS97N	DM81LS98N				
Hermetic DIP	0°C to +70°C	DM81LS95J	DM81LS96J	DM81LS97J	DM81LS98J				
Hermetic DIP	-55°C to +125°C	DM71LS95J	DM71LS96J	DM71LS97J	DM71LS98J				
Dice	0°C to +70°C	AM81LS95X	AM81LS96X	AM81LS97X	AM81LS98X				