

## 74FCT825A 8-Bit D Flip-Flop

### General Description

The 'FCT825A is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface.



FACT™ FCTA utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.

FACT FCTA features GTOT™ output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features


- NSC 74FCT825A is pin and functionally equivalent to IDT 74FCT825A
- High-speed parallel registers with positive edge-triggered D-type flip flops
- Buffered common clock enable ( $\overline{EN}$ ) and asynchronous Clear input ( $\overline{CLR}$ )
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 48 \text{ mA (Com)}$
- CMOS power levels
- 4 kV minimum ESD immunity

### Logic Symbols



### Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
O <sub>0</sub> -O <sub>7</sub>	Data Outputs
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$	Output Enables
EN	Clock Enable
$\overline{CLR}$	Clear
CP	Clock Input

TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT™ and GTO™ are trademarks of National Semiconductor Corporation.

## Functional Description

The 'FCT825A consists of eight D-type edge-triggered flip-flops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable ( $\overline{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}_1$ ,  $\overline{OE}_2$  and  $\overline{OE}_3$  LOW, the contents of the flip-flops are available at the outputs. When one of  $\overline{OE}_1$ ,  $\overline{OE}_2$  or  $\overline{OE}_3$  is HIGH, the outputs go to the high impedance state.

Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops. The 'FCT825A has Clear ( $\overline{CLR}$ ) and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.


When  $\overline{CLR}$  is LOW and  $\overline{OE}$  is LOW, the outputs are LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the flip-flops. When  $\overline{EN}$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When  $\overline{EN}$  is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

Inputs					Internal	Output	Function
$\overline{OE}$	$\overline{CLR}$	EN	CP	$D_n$	Q	O	
H	X	L	↗	L	L	Z	High-Z
H	X	L	↗	H	H	Z	High-Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	↗	L	L	Z	Load
H	H	L	↗	H	H	Z	Load
L	H	L	↗	L	L	L	Load
L	H	L	↗	H	H	H	Load

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 ↗ = LOW-to-HIGH Transition  
 NC = No Change

## Logic Diagram



TL/F/10679-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND ( $V_{TERM}$ )	
74FCTA	-0.5V to 7.0V
Temperature Under Bias ( $T_{BIAS}$ )	
74FCTA	-55°C to +125°C
Storage Temperature ( $T_{STG}$ )	
74FCTA	-55°C to +125°C
DC Output Current ( $I_{OUT}$ )	120 mA

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	
74FCTA	4.75V to 5.25V
Input Voltage	0V to $V_{CC}$
Output Voltage	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	
74FCTA	0°C to +70°C
Junction Temperature ( $T_J$ )	
CDIP	175°C
PDIP	140°C

**Note:** Plastic DIP packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to 125°C.

## DC Characteristics for 'FCTA Family Devices

Typical values are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^\circ C$  to +70°C; Mil:  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{HC} = V_{CC} - 0.2V$ .

Symbol	Parameter	74FCTA			Units	Conditions	
		Min	Typ	Max			
$V_{IH}$	Minimum High Level Input Voltage	2.0			V		
$V_{IL}$	Maximum Low Level Input Voltage			0.8	V		
$I_{IH}$	Input High Current			5.0 5.0	$\mu A$	$V_{CC} = \text{Max}$	$V_I = V_{CC}$ $V_I = 2.7V$ (Note 2)
$I_{IL}$	Input Low Current			-5.0 -5.0	$\mu A$	$V_{CC} = \text{Max}$	$V_I = 0.5V$ (Note 2) $V_I = \text{GND}$
$I_{OZ}$	Maximum TRI-STATE Current			10.0 10.0 -10.0 -10.0	$\mu A$	$V_{CC} = \text{Max}$	$V_O = V_{CC}$ $V_O = 2.7V$ (Note 2) $V_O = 0.5V$ (Note 2) $V_O = \text{GND}$
$V_{IK}$	Clamp Diode Voltage	-0.7	-1.2		V	$V_{CC} = \text{Min}; I_N = -18 \text{ mA}$	
$I_{OS}$	Short Circuit Current	-75	-120		mA	$V_{CC} = \text{Max}$ (Note 1); $V_O = \text{GND}$	
$V_{OH}$	Minimum High Level Output Voltage	2.8 $V_{HC}$ 2.4 2.4	3.0 $V_{CC}$ 4.3 4.3		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OH} = -32 \mu A$ $V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -300 \mu A$ $I_{OH} = -24 \text{ mA}$ (Com)
$V_{OL}$	Maximum Low Level Output Voltage		GND 0.3 0.3	0.2 0.2 0.5 0.5	V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OL} = 300 \mu A$ $V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 300 \mu A$ $I_{OL} = 48 \text{ mA}$ (Com)
$I_{CC}$	Maximum Quiescent Supply Current		0.001	1.5	mA	$V_{CC} = \text{Max}$ $V_{IN} \geq V_{HC}; V_{IN} \leq 0.2V$ $f_I = f_{CP} = 0$	
$\Delta I_{CC}$	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	$V_{CC} = \text{Max}$ $V_{IN} = 3.4V$ (Note 3)	
$I_{CCD}$	Dynamic Power Supply Current (Note 4)			0.35	mA/MHz	$V_{CC} = \text{Max}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$

## DC Characteristics for 'FCTA Family Devices

Typical values are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ; Mil:  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{HC} = V_{CC} - 0.2V$ . (Continued)

Symbol	Parameter	74FCTA			Units	Conditions	
		Min	Typ	Max			
$I_{CC}$	Total Power Supply Current (Note 6)			4.0	mA	$V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $\overline{OE} = \overline{EN} \text{ GND}$ $f_I = 5 \text{ MHz}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
				6.0			$V_{IN} = 3.4V$ $V_{IN} \geq \text{GND}$
				11.0		(Note 5) $V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $\overline{OE} = \overline{EN} = \text{GND}$ $f_I = 2.5 \text{ MHz}$ Eight Bits Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
				16.8			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$

**Note 1:** Maximum test duration not to exceed one second, not more than one output shorted at one time.

**Note 2:** This parameter guaranteed but not tested.

**Note 3:** Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

**Note 4:** This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

**Note 5:** Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

**Note 6:**  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + F_I N_I)$$

$I_{CC}$  = Quiescent Current

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL inputs High

$N_T$  = Number of Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$F_I$  = Input Frequency

$N_I$  = Number of Inputs at  $F_I$

All currents are in milliamps and all frequencies are in megahertz.

## AC Electrical Characteristics

Symbol	Parameter	Test Conditions	74FCTA		Units
			$T_A = V_{CC} = \text{Com}$		
			Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to O <sub>n</sub> ( $\overline{OE} = \text{Low}$ )	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω		10.0	ns
				20.0	ns
t <sub>SU</sub>	Data to CP Setup Time	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	4.0		ns
t <sub>H</sub>	Data CP Hold Time		2.0		ns
t <sub>SU</sub>	Enable $\overline{EN}$ to CP Setup Time		4.0		ns
t <sub>H</sub>	Enable ( $\overline{EN}$ ) Hold Time		2.0		ns
t <sub>PHL</sub>	Propagation Delay Clear to O <sub>1</sub>			14.0	ns
t <sub>SU</sub>	Clear Recover ( $\overline{CLR}$ ) Time		6.0		ns
t <sub>p</sub>	Clock Pulse Width		7.0		ns
t <sub>p</sub>	Clear ( $\overline{CLR} = \text{Low}$ ) Pulse Width		6.0		ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to O <sub>n</sub>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω		12.0	ns
				23.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to O <sub>n</sub>	C <sub>L</sub> = 5 pF (Note 1) R <sub>L</sub> = 500Ω		7.0	ns
				8.0	ns

**Note 1:** This parameter is guaranteed but not tested.


## Capacitance $T_A = +25^\circ\text{C}, f = 1.0 \text{ MHz}$

Symbol	Parameter (Note)	Conditions	Typ	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF


**Note:** This parameter is measured at characterization but not tested.

## Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



**Physical Dimensions** inches (millimeters)




**24-Lead Small Outline Integrated Circuit (S)  
NS Package Number M24B**

M24B-01

Physical Dimensions inches (millimeters) (Continued)

Lit #: 114801



24-Lead Slim (0.300" Wide) Plastic Dual-In-Line Package (SP)  
NS Package Number N24C

N24C (REV. F)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Industriestrasse 10  
D-8080 Furstenfeldbruck  
West Germany  
Tel: (0-81-41) 03-0  
Telex: 527-649  
Fax: (08141) 103554

**National Semiconductor Japan Ltd.**  
Sansede Bldg. 5F  
4-15 Nishi Shinjuku  
Shinjuku-Ku,  
Tokyo 150, Japan  
Tel: 3-299-7001  
FAX: 3-299-7000

**National Semiconductor Hong Kong Ltd.**  
Suite 513, 5th Floor  
Chinachem Golden Plaza,  
77 Mody Road, Tsimshatsui East,  
Kowloon, Hong Kong  
Tel: 3-7231290  
Telex: 52996 NSSEA HX  
Fax: 3-3112536

**National Semicondutores Do Brasil Ltda.**  
Av. Brig. Fana Lima, 1383  
6.0 Andor-Conj. 62  
01451 San Paulo, SP, Brasil  
Telex: 52996 NSSEA HX  
Fax: 3-3112536

**National Semiconductor (Australia) PTY, Ltd.**  
1st Floor, 441 St. Kilda Rd  
Melbourne, 3004  
Victoria, Australia

F 026483

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.