FAIRCHILD

74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description

Features

24 v_{cc}

23 •P₁₅

22 •P14

20 -P₁₂

19 •P₁₁

18 •P₁₀

17 -P₉

15 •P7

14 -P₆

13 P5


P13

P₈

- 16-bit serial-in, serial-out
- Chip select control
- Slim 24 lead 300 mil package

Ordering Code:

FAIRC SEMICONE 74F676 16-Bit S	DUCTORIM	llel-In, Seria	Revised August 1999
The 74F676 con chronous parallel the Mode (M) in parallel data (P_0 of the Clock Puls	the most significant bi	serial output. When ation present on the ed on the falling edge When M is LOW, data it position while infor- ut shifts into the least	Features 16-bit parallel-to-serial conversion 16-bit serial-in, serial-out Chip select control Slim 24 lead 300 mil package
mation present of significant bit po	sition. A HIGH signa nts both parallel and s		
mation present of significant bit po	nts both parallel and s		
mation present of significant bit po (CS) input preve	nts both parallel and s	serial operations.	Package Description
mation present of significant bit po (CS) input preve	nts both parallel and s	serial operations.	Package Description
mation present of significant bit po (CS) input preve Ordering Order Number	nts both parallel and s Code: Package Number	serial operations.	



www.fairchildsemi.com

© 1999 Fairchild Semiconductor Corporation DS009588

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
PIN Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
P ₀ –P ₁₅	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA		
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA		
М	Mode Select Input	1.0/1.0	20 µA/–0.6 mA		
SI	Serial Data Input	1.0/1.0	20 µA/–0.6 mA		
SO	Serial Output	50/33.3	-1 mA/20 mA		

Functional Description

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD- a HIGH signal on the Chip Select (CS) input prevents clocking, and data is stored in the sixteen registers. Shift/Serial Load— data present on the SI pin shifts into the register on the falling edge of $\overrightarrow{CP}.$ Data enters the Q_0 position and shifts toward Q_{15} on successive clocks, finally appearing on the SO pin.

Parallel Load— data present on $\mathsf{P}_{0}\!\!-\!\!\mathsf{P}_{15}$ are entered into the register on the falling edge of CP. The SO output represents the Q₁₅ register output.

To prevent false clocking, CP must be LOW during a LOWto-HIGH transition of CS.


Shift Register Operations Table

Control Input			Operating Mode		
CS	М	СР	Operating Mode		
Н	Х	Х	Hold		
L	L	~	Shift/Serial Load		
L	н	~	Parallel Load		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial ~ = HIGH-to-LOW Transition

Block Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

-65°C to +150°C $-55^{\circ}C$ to $+125^{\circ}C$ $-55^{\circ}C$ to $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage							$I_{OL} = 20 \text{ IIIA}$	
I _{IH}	Input HIGH				5.0	μΑ	Max	V - 2 7V	
	Current							V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current				7.0	μΑ	Max	V _{IN} = 7.0V	
	Breakdown Test				7.0				
ICEX	Output HIGH				50	μΑ	Max	$V_{OUT} = V_{CC}$	
	Leakage Current							VOUT - VCC	
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA,	
	Test		4.75					All Other Pins Grounded	
I _{OD}	Output Leakage				3.75	μΑ	0.0	V _{IOD} = 150 mV,	
	Circuit Current				3.75			All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
l _{os}	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{CC}	Power Supply Current				72	mA	Max		

3

DC Electrical Characteristics


www.fairchildsemi.com

74F676

Symbol	Parameter		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_{A} = -55^{\circ}C \text{ to } 125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	110		45		90		MHz
t _{PLH}	Propagation Delay	4.5	9.0	11.0	4.5	17.0	4.5	12.0	
t _{PHL}	CP to SO	5.0	9.0	12.5	5.0	14.5	5.0	13.5	ns


AC Operating Requirements

	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C$ to $125^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = V _{CC} = +5.0V		Units		
Symbol										
		Min	Max	Min	Max	Min	Max	1		
t _S (H)	Setup Time, HIGH or LOW	4.0		4.0		4.0				
t _S (L)	SI to CP	4.0		4.0		4.0		ns		
t _H (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0		115		
t _H (L)	SI to CP	4.0		4.0		4.0				
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0		3.0				
t _S (L)	P _n to CP	3.0		3.0		3.0		ns		
t _H (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0				
t _H (L)	P _n to CP	4.0		4.0		4.0				
t _S (H)	Setup Time, HIGH or LOW	8.0		8.0		8.0				
t _S (L)	M to CP	8.0		8.0		8.0				
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns		
t _H (L)	M to CP	2.0		2.0		2.0				
t _S (L)	Setup Time, LOW CS to CP	10.0		12.0		10.0		ns		
t _H (H)	Hold Time, HIGH CS to CP	10.0		10.0		10.0		115		
t _W (H)	CP Pulse Width	4.0		5.0		4.0				
t _W (L)	HIGH or LOW	6.0		9.0		6.0		ns		



www.fairchildsemi.com

74F676



www.fairchildsemi.com