### FAIRCHILD

SEMICONDUCTOR

# 74F398 • 74F399 Quad 2-Port Register

#### **General Description**

The 74F398 and 74F399 are the logical equivalents of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. The 74F399 is the 16-pin version of the 74F398, with only the Q outputs of the flip-flops available.


#### Features


- Select inputs from two data sources
- Fully positive edge-triggered operation
- Both true and complement outputs—74F398

#### Ordering Code:

Order Number	Package Number	Package Description
74F398SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74F398PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74F399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74F399SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.





## Unit Loading/Fan Out

Dia Nama	Benerinting	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
S	Common Select Input	1.0/1.0	20 µA/–0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
I <sub>0a</sub> –I <sub>0d</sub>	Data Inputs from Source 0	1.0/1.0	20 µA/–0.6 mA	
I <sub>1a</sub> –I <sub>1d</sub>	Data Inputs from Source 1	1.0/1.0	20 µA/–0.6 mA	
Q <sub>a</sub> –Q <sub>d</sub>	Register True Outputs	50/33.3	–1 mA/20 mA	
$\overline{Q}_{a}-\overline{Q}_{d}$	Register Complementary Outputs (74F398)	50/33.3	–1 mA/20 mA	

#### **Functional Description**

The 74F398 and 74F399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edgetriggered. The Data inputs  $(I_{0x},\ I_{1x})$  and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 74F398 has both Q and  $\overline{Q}$  outputs.

#### **Function Table**

ł	unctio	on Table	9			74F398
		Inputs		Οι	utputs	86
	S	I <sub>0</sub>	I <sub>1</sub>	Q	Q (Note 1)	•
	I	I	Х	L	Н	74F399
	I	h	Х	н	L	99
	h	х	I	L	Н	
	h	Х	h	н	L	

H = HIGH Voltage Level

L = LOW Voltage Level


h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition  $\mathsf{I}=\mathsf{LOW}$  Voltage Level one setup time prior to the LOW-to-HIGH

clock transition

X = Immaterial

Note 1: 74F398 only

#### Logic Diagram



\*F398 Only

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 2)

	-
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage	
(Min)—74F399	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter	Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	2.5			V	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage 5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage							
I <sub>IH</sub>	Input HIGH Current			5.0	μΑ	Max	V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current			7.0	μA	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test			7.0	μΑ	IVIAX	v <sub>IN</sub> = 7.0 v	
I <sub>CEX</sub>	Output HIGH			50	μA	Max	Varia – Var	
	Leakage Current			50	μΛ	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test						All Other Pins Grounded	
l <sub>od</sub>	Output Leakage			3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current			3.75	μΑ	0.0	All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
l <sub>os</sub>	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current (74F398)		25	38	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current (74F398)		25	38	mA	Max	$V_0 = LOW$	
I <sub>CCH</sub>	Power Supply Current (74F399)		22	34	mA	Max	V <sub>O</sub> = HIGH	
ICCL	Power Supply Current (74F399)		22	34	mA	Max	$V_{O} = LOW$	


Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>1</sub> = 50 pF			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	1
f <sub>MAX</sub>	Input Clock Frequency	100	140		100		MHz
t <sub>PLH</sub>	Propagation Delay	3.0 (Note 4)	5.7	7.5	3.0	8.5	ns
t <sub>PHL</sub>	CP to Q or Q	3.0	6.8	9.0	3.0	10.0	

74F398 • 74F399

# AC Operating Requirements

			+25°C	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		
Symbol	Parameter	V <sub>CC</sub> =	+ <b>5.0V</b>	$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	1
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.0		
t <sub>S</sub> (L)	I <sub>n</sub> to CP	3.0		3.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		115
t <sub>H</sub> (L)	I <sub>n</sub> to CP	1.0		1.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	7.5		8.5		
t <sub>S</sub> (L)	S to CP (F398)	7.5		8.5		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	7.5		8.5		ns
t <sub>S</sub> (L)	S to CP (F399)	7.5		8.5		115
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		1
t <sub>H</sub> (L)	S to CP	0		0		
t <sub>W</sub> (H)	CP Pulse Width	4.0		4.0		ns
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		115





www.fairchildsemi.com

74F398 • 74F399

