SDAS276A - DECEMBER 1994 - REVISED JULY 2000


- **Internal Look-Ahead Circuitry for Fast** Counting
- Carry Output for n-Bit Cascading
- **Synchronous Counting**
- Synchronously Programmable
- **Package Options Include Plastic** Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) DIPs

description


These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The 'ALS161B, 'ALS163B, 'AS161, and 'AS163 devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; they can be preset to any number between 0 and 9 or 15. Because presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . J PACKAGE SN74ALS161B, SN74AS161, SN74AS163 . . . D OR N PACKAGE SN74ALS163B . . . D, DB, OR N PACKAGE (TOP VIEW)



SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The clear function for the 'ALS161B and 'AS161 devices is asynchronous. A low level at the clear (\overline{CLR}) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, LOAD, or enable inputs. The clear function for the SN54ALS162B, 'ALS163B, and 'AS163 devices is synchronous, and a low level at CLR sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to $\overline{\text{CLR}}$ to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO, RCO, thus enabled,



testing of all parameters.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

description (continued)

produces a high-level pulse while the count is maximum (9 or 15, with Q_A high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS161B, SN74ALS163B, SN74AS161, and SN74AS163 are characterized for operation from 0°C to 70°C.

logic symbols†


'ALS161B AND 'AS161 BINARY COUNTERS WITH DIRECT CLEAR

CTRDIV16 CLR CT=0 9 M1 LOAD 15 **M2** 3CT=15 RCO 10 G3 **ENT** 7 G4 **ENP** 2 **CLK** C5/2,3,4+ 3 14 Q_{A} Α 1.5D [1] 4 13 Q_B В [2] 5 12 [4] QC C 6 11 Q_{D} D [8]

'ALS163B AND 'AS163 BINARY COUNTERS WITH SYNCHRONOUS CLEAR




SN54ALS162B DECADE COUNTER WITH SYNCHRONOUS CLEAR



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, and N packages.




logic diagram (positive logic)



Pin numbers shown are for the J package.



logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and N packages.

'ALS161B and 'AS161 synchronous binary counters are similar; however, CLR is asynchronous.




typical clear, preset, count, and inhibit sequences

SN54ALS162B

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN54ALS162B is synchronous)
- 2. Preset to BCD 7
- 3. Count to 8, 9, 0, 1, 2, and 3
- 4. Inhibit




typical clear, preset, count, and inhibit sequences

'ALS161B, 'AS161, 'ALS163B, and 'AS163

The following sequence is illustrated below:

- 1. Clear outputs to zero ('ALS161B and 'AS161 are asynchronous; 'ALS163B and 'AS163 are synchronous.)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SDAS276A - DECEMBER 1994 - REVISED JULY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5	V to 7 \
Input voltage range, V _I		0.5	V to 7 \
Package thermal impedance, θ_{JA} (see Note 1):	D package		73°C/V
	DB package		82°C/W
	N package		67°C/V
Storage temperature range, T _{sta}		-65°C	to 150°C

recommended operating conditions

		SN	54ALS16 54ALS16 54ALS16	2B		74ALS16 74ALS16	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
loh	High-level output current			-0.4			-0.4	mA
loL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	TEST CONDITIONS			SN54ALS161B SN54ALS162B SN54ALS163B			61B 63B	UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK	$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V
Val	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	vCC = 4.5 v	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
IIL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA
IO§	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
lcc	V _{CC} = 5.5 V	·		12	21		12	21	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

SDAS276A - DECEMBER 1994 - REVISED JULY 2000

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

				SN54AL SN54AL SN54AL	S162B	SN74AL SN74AL		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency				22		40	MHz
	Pulse duration	CLR high or low		20		12.5		no
t _W	Puise duration	'ALS161B	CLR low	20		15		ns
		A, B, C, D		50		15		
		LOAD		20		15		
		'ALS161B	END ENT	25		15		
t _{su}	Setup time, before CLK↑	SN54ALS162B, 'ALS163B	ENP, ENT	20		15		ns
		'ALS161B	CLR inactive	10		10		
		CNEAN CACOD IN CACOD	CLR low	20		15		
		SN54ALS162B, 'ALS163B	CLR high	20		10		
t _h	Hold time, all synchronous inpu	ts after CLK↑		0		0		ns

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54AL	S161B	SN74AL	S161B	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII
f _{max}			22		40		MHz
^t PLH	CLK	RCO	5	34	5	20	ns
^t PHL	T CLN	RCO	5	27	5	20	115
^t PLH	CLK	Any O	4	19	4	15	ns
^t PHL	CLN	Any Q	6	25	6	20	115
^t PLH	ENT	RCO	3	18	3	13	ns
^t PHL	ENT	KCO	3	17	3	13	115
t	CLR	Any Q	8	27	8	24	no
^t PHL	CLR	RCO	11	32	11	23	ns

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54AL SN54AL		SN74AL	S163B	UNIT
	(1141 01)	(001101)	MIN	MAX	MIN	MAX	
f _{max}			22		40		MHz
t _{PLH}	CLK	RCO	5	25	5	20	ns
^t PHL	OLK	NCO NCO	5	25	5	20	115
tPLH	CLK	Any Q	4	18	4	15	ns
t _{PHL}	OLK	Ally Q	6	25	6	20	115
t _{PLH}	ENT	RCO	3	16	3	13	ns
t _{PHL}	LIVI	INCO	3	16	3	13	115



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

recommended operating conditions

			N54AS16 N54AS16		_	SN74AS161 SN74AS163			
		MIN	NOM	MAX	MIN	NOM	MAX		
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.8			0.8	V	
ІОН	High-level output current			-2			-2	mA	
loL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CO	NDITIONS		N54AS16			174AS16 174AS16		UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	!		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	V
	LOAD					0.3			0.3	
l _l	ENT	$V_{CC} = 5.5 V,$	$V_I = 7 V$			0.2			0.2	mA
	All others	1				0.1			0.1	
	LOAD					60			60	
ΙΗ	ENT	$V_{CC} = 5.5 V,$	$V_{I} = 2.7 \ V$			40			40	μΑ
	All others	1			•	20			20	
	LOAD					-1.5			-1.5	
Ι _Ι L	ENT	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 \ V$			-1			-1	mA
	All others	1				-0.5			-0.5	
lo [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
ICC		V _{CC} = 5.5 V			35	53		35	53	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS276A - DECEMBER 1994 - REVISED JULY 2000

timing requirements over recommended operating conditions (see Figure 1)

				SN54A SN54A		SN74A SN74A		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency				65		75	MHz
	Pulse duration	CLR high or low		7.7		6.7		ns
t _W	ruise duration	'AS161	CLR low	10		8		115
		A, B, C, D		10		8		
		LOAD		10		8		
	Satura time hatara CLKA	ENP, ENT		10		8		
t _{su}	Setup time, before CLK↑	'AS161	CLR inactive	10		8		ns
		'AS163	CLR low	14		12		
		A3103	CLR high (inactive)	10		9		
th	Hold time, all synchronous inputs after CLK↑			2		0		ns

switching characteristics over recommended operating conditions (see Figure 1)

PARAMETER	FROM	то	SN54A	S161	SN74A	S161	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			65*		75		MHz
t =	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
^t PLH	OLK	RCO (with LOAD low)	3	17.5	3	16.5	115
^t PHL	CLK	RCO	2	14	2	12.5	ns
^t PLH	CLK	Any	1	7.5	1	7	ns
^t PHL	CLK	Any Q	2	14	2	13	115
^t PLH	ENIT	RCO	1.5	10	1.5	9	ns
^t PHL	ENT	NCO NCO	1	9.5	1	8.5	115
to::	CLR	Any Q	2	14	2	13	ns
^t PHL	OLK	RCO	2	14	2	12.5	115

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.


switching characteristics over recommended operating conditions (see Figure 1)

PARAMETER	FROM	то	SN54AS163 SN74AS163 MIN MAX MIN MAX 65* 75 8 1 8.5 1 8 3 17.5 3 16.5 2 14 2 12.5 1 7.5 1 7 2 14 2 13	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII
f _{max}			65*		75		MHz
t	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
^t PLH	CLK	RCO (with LOAD low)	3	17.5	3	16.5	115
t _{PHL}	CLK	RCO	2	14	2	12.5	ns
t _{PLH}	CLK	Any Q	1	7.5	1	7	ns
t _{PHL}	CLK	Ally Q	2	14	2	13	115
t _{PLH}	ENT	RCO	1.5	10	1.5	9	ne
t _{PHL}	LINI	NOO	1	9.5	1	8.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



APPLICATION INFORMATION

n-bit synchronous counters

This application demonstrates how the ripple-mode carry circuit (see Figure 2) and the carry look-ahead circuit (see Figure 3) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The 'ALS161B, 'AS161, 'ALS163B, and 'AS163 devices count in binary. When additional stages are added, the f_{max} decreases in Figure 2, but remains unchanged in Figure 3.




Figure 2. Ripple-Mode Carry Circuit

Figure 3. Carry Look-Ahead Circuit









PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
83022012A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8302201EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
8302201FA	ACTIVE	CFP	W	16	1	None	Call TI	Level-NC-NC-NC
83022022A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8302202EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
8302202FA	OBSOLETE	CFP	W	16		None	Call TI	Call TI
JM38510/38001B2A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
JM38510/38001BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
JM38510/38002B2A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
JM38510/38002BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54ALS161BJ	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54ALS163BJ	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54AS161J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54AS163J	OBSOLETE	CDIP	J	16		None	Call TI	Call TI
SN74ALS161BD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS161BDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS161BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ALS161BN3	OBSOLETE	PDIP	N	16		None	Call TI	Call TI
SN74ALS161BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS163BD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS163BDBR	ACTIVE	SSOP	DB	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS163BDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS163BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ALS163BN3	OBSOLETE	PDIP	N	16		None	Call TI	Call TI
SN74ALS163BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS161D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS161DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS161N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74AS161NSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS163D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS163DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS163N	ACTIVE	PDIP	N	16	25	Pb-Free	CU NIPDAU	Level-NC-NC-NC



PACKAGE OPTION ADDENDUM

28-Feb-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
						(RoHS)		
SN74AS163NSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SNJ54ALS161BFK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS161BJ	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS161BW	ACTIVE	CFP	W	16	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS163BFK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS163BJ	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SNJ54AS161FK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54AS161J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SNJ54AS163J	OBSOLETE	CDIP	J	16		None	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated