

74HC373; 74HCT373

Octal D-type transparent latch; 3-state

Product data sheet

1. General description

The 74HC373; 74HCT373 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.

The 74HC373; 74HCT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) input are common to all latches.

The 74HC373; HCT373 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D input changes.

When LE is LOW the latches store the information that was present at the D inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the 8 latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The 74HC373; 74HCT373 is functionally identical to:

- 74HC533; 74HCT533: but inverted outputs
- 74HC563; 74HCT563: but inverted outputs and different pin arrangement
- 74HC573; 74HCT573: but different pin arrangement

2. Features

- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the 74HC563; 74HCT563, 74HC573; 74HCT573 and 74HC533; 74HCT533
- ESD protection:
 - ◆ HBM EIA/JESD22-A114-C exceeds 2 000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

PHILIPS

3. Quick reference data

Table 1: Quick reference data*GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
74HC373							
t _{PHL} , t _{PLH}	propagation delay	V _{CC} = 5 V; C _L = 15 pF					
	Dn to Qn		-	12	-	ns	
	LE to Qn		-	15	-	ns	
C _i	input capacitance		-	3.5	-	pF	
C _{PD}	power dissipation capacitance	per latch; V _I = GND to V _{CC}	[1]	-	45	-	pF
74HCT373							
t _{PHL} , t _{PLH}	propagation delay	V _{CC} = 5 V; C _L = 15 pF					
	Dn to Qn		-	14	-	ns	
	LE to Qn		-	13	-	ns	
C _i	input capacitance		-	3.5	-	pF	
C _{PD}	power dissipation capacitance	per latch; V _I = GND to (V _{CC} – 1.5 V)	[1]	-	41	-	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;f_o = output frequency in MHz;C_L = output load capacitance in pF;V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

4. Ordering information



Table 2: Ordering information

Type number	Package	Temperature range	Name	Description	Version
74HC373					
74HC373N	–40 °C to +125 °C	DIP20		plastic dual in-line package; 20 leads (300 mil)	SOT146-1
74HC373D	–40 °C to +125 °C	SO20		plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74HC373DB	–40 °C to +125 °C	SSOP20		plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74HC373PW	–40 °C to +125 °C	TSSOP20		plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74HC373BQ	–40 °C to +125 °C	DHVQFN20		plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1

Table 2: Ordering information ...continued

Type number	Package			
	Temperature range	Name	Description	Version
74HCT373				
74HCT373N	-40 °C to +125 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1
74HCT373D	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74HCT373DB	-40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74HCT373PW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74HCT373BQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1

5. Functional diagram

**Fig 1.** Functional diagram

8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I_{IK}	input clamping current	$V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$	-	± 20	mA
I_{OK}	output clamping current	$V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$	-	± 20	mA
I_O	output current	$V_O = -0.5 \text{ V}$ to $(V_{CC} + 0.5 \text{ V})$	-	± 35	mA
I_{CC}	quiescent supply current		-	+70	mA
I_{GND}	ground current		-	-70	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation				
	DIP20 package	[1]	-	750	mW
	SO20 package	[2]	-	500	mW
	SSOP20 package	[3]	500	500	mW
	TSSOP20 package	[3]	500	500	mW
	DHVQFN20 package	[4]	-	500	mW

[1] For DIP20 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO20: P_{tot} derates linearly with 8 mW/K above 70 °C.

[3] For SSOP20 and TSSOP20 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

[4] For DHVQFN20 package: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
74HC373						
V_{CC}	supply voltage		2.0	5.0	6.0	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	°C
t_r, t_f	input rise and fall time	$V_{CC} = 2.0 \text{ V}$	-	-	1000	ns
		$V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	400	ns
74HCT373						
V_{CC}	supply voltage		4.5	5.0	5.5	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	°C
t_r, t_f	input rise and fall time	$V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns

10. Static characteristics

Table 7: Static characteristics 74HC373

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}	-	-	-	
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	2.0	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	4.5	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	6.0	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	V
		I _O = -7.8 mA; V _{CC} = 6.0 V	5.48	5.81	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}	-	-	-	
		I _O = 20 µA; V _{CC} = 2.0 V	-	0	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	0	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	0	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	V
		I _O = 7.8 mA; V _{CC} = 6.0 V	-	0.16	0.26	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 6.0 V; V _O = V _{CC} or GND	-	-	±0.5	µA
I _{CC}	quiescent supply current	V _{CC} = 6.0 V; I _O = 0 A; V _I = V _{CC} or GND	-	-	8.0	µA
C _i	input capacitance		-	3.5	-	pF
T_{amb} = -40 °C to +85 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}	-	-	-	
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.84	-	-	V
		I _O = -7.8 mA; V _{CC} = 6.0 V	5.34	-	-	V

**Table 7: Static characteristics 74HC373 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	-	0.33	V
		I _O = 7.8 mA; V _{CC} = 6.0 V	-	-	0.33	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 6.0 V; V _O = V _{CC} or GND	-	-	±5.0	µA
I _{CC}	quiescent supply current	V _{CC} = 6.0 V; I _O = 0 A; V _I = V _{CC} or GND	-		80	µA
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.7	-	-	V
		I _O = -7.8 mA; V _{CC} = 6.0 V	5.2	-	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	-	0.4	V
		I _O = 7.8 mA; V _{CC} = 6.0 V	-	-	0.4	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 6.0 V; V _O = V _{CC} or GND	-	-	±10.0	µA
I _{CC}	quiescent supply current	V _{CC} = 6.0 V; I _O = 0 A; V _I = V _{CC} or GND	-	-	160	µA

Table 8: Static characteristics 74HCT373

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	4.5	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 4.5 V	-	0.0	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	0.16	0.26	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 5.5 V; V _O = V _{CC} or GND per input pin; other inputs at V _{CC} or GND; I _O = 0 A	-	-	±0.5	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	8.0	µA
ΔI _{CC}	additional quiescent supply current	V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V; I _O = 0 A				
	Dn		-	30	108	µA
	LE		-	150	540	µA
	OE		-	100	360	µA
C _i	input capacitance		-	3.5	-	pF
T_{amb} = -40 °C to +85 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -6.0 µA; V _{CC} = 4.5 V	3.84	-	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	-	0.33	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±1.0	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 5.5 V; V _O = V _{CC} or GND per input pin; other inputs at V _{CC} or GND; I _O = 0 A	-	-	±5.0	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	80	µA
ΔI _{CC}	additional quiescent supply current	V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V; I _O = 0 A				
	Dn		-	-	135	µA
	LE		-	-	675	µA
	OE		-	-	450	µA

Table 8: Static characteristics 74HCT373 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.7	-	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	-	0.4	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±1.0	µA
I _{OZ}	OFF-state output current	V _I = V _{IH} or V _{IL} ; V _{CC} = 5.5 V; V _O = V _{CC} or GND per input pin; other inputs at V _{CC} or GND; I _O = 0 A	-	-	±10	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	160	µA
ΔI _{CC}	additional quiescent supply current	V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V; I _O = 0 A				
	Dn		-	-	147	µA
	LE		-	-	735	µA
	OE		-	-	490	µA

11. Dynamic characteristics

Table 9: Dynamic characteristics 74HC373Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
t _{PHL} , t _{PLH}	propagation delay Dn to Qn	see Figure 8 V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 5 V; C _L = 15 pF V _{CC} = 6.0 V	-	41	150	ns
			-	15	30	ns
			-	12	-	ns
			-	12	26	ns
	LE to Qn	see Figure 9 V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 5 V; C _L = 15 pF V _{CC} = 6.0 V	-	50	175	ns
			-	18	35	ns
			-	15	-	ns
			-	14	30	ns

Table 9: Dynamic characteristics 74HC373 ...continuedVoltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
t_{PZH}, t_{PZL}	3-state output enable time \overline{OE} to Qn	see Figure 10					
		$V_{CC} = 2.0 \text{ V}$	-	44	150	ns	
		$V_{CC} = 4.5 \text{ V}$	-	16	30	ns	
		$V_{CC} = 6.0 \text{ V}$	-	13	26	ns	
t_{PHZ}, t_{PLZ}	3-state output disable time \overline{OE} to Qn	see Figure 10					
		$V_{CC} = 2.0 \text{ V}$	-	47	150	ns	
		$V_{CC} = 4.5 \text{ V}$	-	17	30	ns	
		$V_{CC} = 6.0 \text{ V}$	-	14	26	ns	
t_{THL}, t_{TLH}	output transition time	see Figure 9					
		$V_{CC} = 2.0 \text{ V}$	-	14	60	ns	
		$V_{CC} = 4.5 \text{ V}$	-	5	12	ns	
		$V_{CC} = 6.0 \text{ V}$	-	4	10	ns	
t_W	pulse width LE HIGH	see Figure 9					
		$V_{CC} = 2.0 \text{ V}$	80	17	-	ns	
		$V_{CC} = 4.5 \text{ V}$	16	6	-	ns	
		$V_{CC} = 6.0 \text{ V}$	14	5	-	ns	
t_{su}	set-up time Dn to LE	see Figure 11					
		$V_{CC} = 2.0 \text{ V}$	50	14	-	ns	
		$V_{CC} = 4.5 \text{ V}$	10	5	-	ns	
		$V_{CC} = 6.0 \text{ V}$	9	4	-	ns	
t_h	hold time Dn to LE	see Figure 11					
		$V_{CC} = 2.0 \text{ V}$	+5	-8	-	ns	
		$V_{CC} = 4.5 \text{ V}$	+5	-3	-	ns	
		$V_{CC} = 6.0 \text{ V}$	+5	-2	-	ns	
C_{PD}	power dissipation capacitance	per latch; $V_I = \text{GND to } V_{CC}$	[1]	-	45	-	pF
$T_{amb} = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$							
t_{PHL}, t_{PLH}	propagation delay Dn to Qn	see Figure 8					
		$V_{CC} = 2.0 \text{ V}$	-	-	190	ns	
		$V_{CC} = 4.5 \text{ V}$	-	-	38	ns	
		$V_{CC} = 6.0 \text{ V}$	-	-	33	ns	
	LE to Qn	see Figure 9					
		$V_{CC} = 2.0 \text{ V}$	-	-	220	ns	
		$V_{CC} = 4.5 \text{ V}$	-	-	44	ns	
		$V_{CC} = 6.0 \text{ V}$	-	-	37	ns	
t_{PZH}, t_{PZL}	3-state output enable time \overline{OE} to Qn	see Figure 10					
		$V_{CC} = 2.0 \text{ V}$	-	-	190	ns	
		$V_{CC} = 4.5 \text{ V}$	-	-	38	ns	
		$V_{CC} = 6.0 \text{ V}$	-	-	33	ns	

Table 9: Dynamic characteristics 74HC373 ...continuedVoltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PHZ}, t_{PLZ}	3-state output disable time \overline{OE} to Qn	see Figure 10				
		$V_{CC} = 2.0 \text{ V}$	-	-	190	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	38	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	33	ns
t_{THL}, t_{TLH}	output transition time	see Figure 8				
		$V_{CC} = 2.0 \text{ V}$	-	-	75	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	15	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	13	ns
t_W	pulse width LE HIGH	see Figure 9				
		$V_{CC} = 2.0 \text{ V}$	100	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	-	-	ns
t_{SU}	set-up time Dn to LE	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	65	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	13	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	11	-	-	ns
t_h	hold time Dn to LE	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	5	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	5	-	-	ns
$T_{amb} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}$						
t_{PHL}, t_{PLH}	propagation delay Dn to Qn	see Figure 8				
		$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	38	ns
	LE to Qn	see Figure 9				
		$V_{CC} = 2.0 \text{ V}$	-	-	265	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	53	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	45	ns
t_{PZH}, t_{PZL}	3-state output enable time \overline{OE} to Qn	see Figure 10				
		$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	38	ns
t_{PHZ}, t_{PLZ}	3-state output disable time \overline{OE} to Qn	see Figure 10				
		$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	38	ns

**Table 9: Dynamic characteristics 74HC373 ...continued**Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{THL}, t_{TLH}	output transition time	see Figure 8				
		$V_{CC} = 2.0 \text{ V}$	-	-	90	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	18	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	15	ns
t_w	pulse width LE HIGH	see Figure 9				
		$V_{CC} = 2.0 \text{ V}$	120	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	24	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	20	-	-	ns
t_{su}	set-up time Dn to LE	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	75	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	15	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	13	-	-	ns
t_h	hold time Dn to LE	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	5	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	5	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	5	-	-	ns

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.**Table 10: Dynamic characteristics 74HCT373**Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = 25^\circ\text{C}$						
t_{PHL}, t_{PLH}	propagation delay Dn to Qn	see Figure 8				
		$V_{CC} = 4.5 \text{ V}$	-	17	30	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	14	-	ns
		see Figure 9				
t_{PZH}, t_{PLZ}	3-state output enable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	19	32	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	13	-	ns
		see Figure 10				
		$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	18	30	ns
t_{THL}, t_{TLH}	output transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 8	-	5	12	ns

Table 10: Dynamic characteristics 74HCT373 ...continuedVoltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
t_W	pulse width LE HIGH	$V_{CC} = 4.5 \text{ V}$; see Figure 9	16	4	-	ns	
t_{SU}	set-up time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	12	6	-	ns	
t_h	hold time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	4	-1	-	ns	
C_{PD}	power dissipation capacitance	per latch; $V_I = \text{GND to } (V_{CC} - 1.5 \text{ V})$	[1]	-	41	-	pF

 $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$

t_{PHL}, t_{PLH}	propagation delay Dn to Qn LE to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 8 $V_{CC} = 4.5 \text{ V}$; see Figure 9	-	-	38	ns
t_{PZH}, t_{PZL}	3-state output enable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	-	40	ns
t_{PHZ}, t_{PLZ}	3-state output disable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	-	38	ns
t_{THL}, t_{TLH}	output transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 8	-	-	15	ns
t_W	pulse width LE HIGH	$V_{CC} = 4.5 \text{ V}$; see Figure 9	20	-	-	ns
t_{SU}	set-up time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	15	-	-	ns
t_h	hold time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	4	-	-	ns

 $T_{amb} = -40^\circ\text{C to } +125^\circ\text{C}$

t_{PHL}, t_{PLH}	propagation delay Dn to Qn LE to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 8 $V_{CC} = 4.5 \text{ V}$; see Figure 9	-	-	45	ns
t_{PZH}, t_{PZL}	3-state output enable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	-	48	ns
t_{PHZ}, t_{PLZ}	3-state output disable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10	-	-	45	ns
t_{THL}, t_{TLH}	output transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 8	-	-	18	ns
t_W	pulse width LE HIGH	$V_{CC} = 4.5 \text{ V}$; see Figure 8	24	-	-	ns
t_{SU}	set-up time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	18	-	-	ns
t_h	hold time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11	4	-	-	ns

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



13. Package outline

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT146-1		MS-001	SC-603			

Fig 13. Package outline SOT146-1 (DIP20)