

# TOSHIBA MOS MEMORY PRODUCTS

262,144 WORD × 4 BIT DYNAMIC RAM

SILICON GATE CMOS

TC514256P/J/Z-85, TC514256P/J/Z-10  
TC514256P/J/Z-12

## DESCRIPTION

The TC514256P/J/Z is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514256P/J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514256P/J/Z to be packaged in a standard 20 pin


## FEATURES

- 262,144 word by 4 bit organization
- Fast access time and cycle time

		TC514256P/J/Z-85-10-12		
t <sub>RAC</sub>	RAS Access Time	85ns	100ns	120ns
t <sub>AA</sub>	Column Address Access Time	45ns	50ns	60ns
t <sub>CAC</sub>	CAS Access Time	30ns	30ns	35ns
t <sub>RC</sub>	Cycle Time	165ns	190ns	220ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	50ns	55ns	70ns

- Single power supply of 5V ± 10% with a built-in V<sub>BB</sub> generator

## PIN CONNECTION (TOP VIEW)




## PIN NAMES

A0 ~ A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

- Low Power  
413mW MAX. Operating (TC514256P/J/Z-85)  
358mW MAX. Operating (TC514256P/J/Z-10)  
303mW MAX. Operating (TC514256P/J/Z-12)  
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP : TC514256P  
Plastic SOJ : TC514256J  
Plastic ZIP : TC514256Z

## BLOCK DIAGRAM



# TC514256P/J/Z-85, TC514256P/J/Z-10 TC514256P/J/Z-12

## ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	$V_{IN}$	-1 ~ 7	V	1
Output Voltage	$V_{OUT}$	-1 ~ 7	V	1
Power Supply Voltage	$V_{CC}$	-1 ~ 7	V	1
Operating Temperature	$T_{OPR}$	0 ~ 70	°C	1
Storage Temperature	$T_{STG}$	-55 ~ 150	°C	1
Soldering Temperature*Time	$T_{SOLDER}$	260•10	°C•sec	1
Power Dissipation	$P_D$	600	mW	1
Short Circuit Output Current	$I_{OUT}$	50	mA	1

## RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	2
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	2

## DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
$I_{CC1}$	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.)	TC514256P/J/Z-85	-	75	mA	3, 4
		TC514256P/J/Z-10	-	65		
		TC514256P/J/Z-12	-	55		
$I_{CC2}$	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )	-	2	mA		
		-	2			
$I_{CC3}$	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> MIN.)	TC514256P/J/Z-85	-	75	mA	3
		TC514256P/J/Z-10	-	65		
		TC514256P/J/Z-12	-	55		
$I_{CC4}$	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> MIN.)	TC514256P/J/Z-85	-	55	mA	3, 4
		TC514256P/J/Z-10	-	45		
		TC514256P/J/Z-12	-	35		
$I_{CC5}$	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> -0.2V)	-	1	mA		
$I_{CC6}$	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.)	TC514256P/J/Z-85	-	75	mA	3
		TC514256P/J/Z-10	-	65		
		TC514256P/J/Z-12	-	55		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V <sub>IN</sub> ≤ 6.5V, All Other Pins Not Under Test = 0V)	-10	10	μA		
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	-10	10	μA		
$V_{OH}$	OUTPUT LEVEL Output "H" Level VOLTAGE (I <sub>OUT</sub> = -5mA)	2.4	-	V		
$I_{OL}$	OUTPUT LEVEL Output "L" Level VOLTAGE (I <sub>OUT</sub> = 4.2mA)	-	0.4	V		

# TC514256P/J/Z-85, TC514256P/J/Z-10 TC514256P/J/Z-12

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 ~ 70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514256P/ J/Z-85		TC514256P/ J/Z-10		TC514256P/ J/Z-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	165	—	190	—	220	—	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	225	—	255	—	295	—	ns	
t <sub>PC</sub>	Fast Page Mode Cycle Time	50	—	55	—	70	—	ns	
t <sub>PRMW</sub>	Fast Page Mode Read-Modify-Write Cycle Time	110	—	115	—	140	—	ns	
t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	—	85	—	100	—	120	ns	8, 13
t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	—	30	—	30	—	35	ns	8, 13
t <sub>AA</sub>	Access Time from Column Address	—	45	—	50	—	60	ns	8, 14
t <sub>CPA</sub>	Access Time from $\overline{\text{CAS}}$ Precharge	—	45	—	50	—	65	ns	8, 14
t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low-Z	5	—	5	—	5	—	ns	5
t <sub>OFF</sub>	Output Buffer Turn-off Delay	0	30	0	30	0	35	ns	9
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	70	—	80	—	90	—	ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t <sub>RASP</sub>	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	85	100,000	100	100,000	120	100,000	ns	
t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold Time	30	—	30	—	35	—	ns	
t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	85	—	100	—	120	—	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	30	10,000	30	10,000	35	10,000	ns	
t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	25	55	25	70	25	85	ns	13
t <sub>RAD</sub>	$\overline{\text{RAS}}$ to Column Address Delay Time	20	40	20	50	20	60	ns	14
t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	10	—	10	—	10	—	ns	
t <sub>CPN</sub>	$\overline{\text{CAS}}$ Precharge Time	15	—	15	—	20	—	ns	
t <sub>CP</sub>	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	—	10	—	15	—	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	—	0	—	0	—	ns	
t <sub>RAH</sub>	Row Address Hold Time	15	—	15	—	15	—	ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	—	0	—	0	—	ns	
t <sub>CAH</sub>	Column Address Hold Time	20	—	20	—	25	—	ns	
t <sub>AR</sub>	Column Address Hold Time referenced to $\overline{\text{RAS}}$	65	—	75	—	90	—	ns	
t <sub>RAL</sub>	Column Address to $\overline{\text{RAS}}$ Lead Time	45	—	50	—	60	—	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	—	0	—	0	—	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	ns	10
t <sub>RRH</sub>	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	—	0	—	0	—	ns	10
t <sub>WCH</sub>	Write Command Hold Time	20	—	20	—	25	—	ns	
t <sub>WCR</sub>	Write Command Hold Time referenced to $\overline{\text{RAS}}$	65	—	75	—	90	—	ns	
t <sub>WP</sub>	Write Command Pulse Width	20	—	20	—	25	—	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	20	—	25	—	30	—	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	20	—	25	—	30	—	ns	
t <sub>DS</sub>	Data Set-Up Time	0	—	0	—	0	—	ns	11
t <sub>DH</sub>	Data Hold Time	20	—	20	—	25	—	ns	11

# TC514256P/J/Z-85, TC514256P/J/Z-10 TC514256P/J/Z-12

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514256P/ J/Z-85		TC514256P/ J/Z-10		TC514256P/ J/Z-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>DHR</sub>	Data Hold Time referenced to RAS	65	—	75	—	90	—	ns	
t <sub>REF</sub>	Refresh Period	—	8	—	8	—	8	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	—	0	—	0	—	ns	12
t <sub>CWD</sub>	CAS to WRITE Delay Time	65	—	65	—	75	—	ns	12
t <sub>RWD</sub>	RAS to WRITE Delay Time	120	—	135	—	160	—	ns	12
t <sub>AWD</sub>	Column Address to WRITE Delay Time	80	—	85	—	100	—	ns	12
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	10	—	10	—	10	—	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	30	—	30	—	30	—	ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	0	—	0	—	0	—	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle)	50	—	50	—	60	—	ns	
t <sub>ROH</sub>	RAS Hold Time Referenced to OE	20	—	20	—	20	—	ns	
t <sub>OEa</sub>	OE Access Time	—	25	—	25	—	30	ns	
t <sub>OEb</sub>	OE to Data Delay	25	—	25	—	30	—	ns	
t <sub>OEz</sub>	Output buffer turn off Delay Time from OE	0	25	0	25	0	30	ns	
t <sub>OEh</sub>	OE Command Hold Time	25	—	25	—	30	—	ns	

## CAPACITANCE (V<sub>CC</sub> = 5V ± 10%, f = 1 MHz, T<sub>a</sub> = 0 ~ 70°C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>11</sub>	Input Capacitance (A <sub>0</sub> - A <sub>8</sub> )	—	5	pF
C <sub>12</sub>	Input Capacitance (RAS, CAS, WRITE, OE)	—	7	pF
C <sub>0</sub>	Output Capacitance (I/O <sub>1</sub> - I/O <sub>4</sub> )	—	7	pF

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All Voltages are referenced to  $V_{SS}$ .
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
4.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
5. An initial pause of  $200\mu s$  is required after power-up followed by 8  $\overline{RAS}$  cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
6. AC measurements assume  $t_T = 5ns$ .
7.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
8. Measured with a load equivalent to 2 TTL loads and  $100pF$ .
9.  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
11. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WRITE}$  leading edge in read-modify-write cycles.
12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(min.)$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}(min.)$ ,  $t_{CWD} \geq t_{CWD}(min.)$  and  $t_{AWD} \geq t_{AWD}(min.)$ , the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the  $t_{RCD}(max.)$  limit insures that  $t_{RAC}(max.)$  can be met.  $t_{RCD}(max.)$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(max.)$  limit, then access time is controlled by  $t_{CAC}$ .
14. Operation within the  $t_{RAD}(max.)$  limit insures that  $t_{RAC}(max.)$  can be met.  $t_{RAD}(max.)$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(max.)$  limit, then access time is controlled by  $t_{AA}$ .

# TC514256P/J/Z-85, TC514256P/J/Z-10 TC514256P/J/Z-12


## • READ CYCLE




## • WRITE CYCLE (EARLY WRITE)




● WRITE CYCLE (OE CONTROLLED WRITE)




● READ-MODIFY-WRITE CYCLE



• FAST PAGE MODE READ CYCLE




• FAST PAGE MODE WRITE CYCLE







•  $\overline{\text{RAS}}$  ONLY REFRESH CYCLE



•  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE




● HIDDEN REFRESH CYCLE (READ)




TC514256P/J/Z-85, TC514256P/J/Z-10  
 TC514256P/J/Z-12

● HIDDEN REFRESH CYCLE (WRITE)




# TC514256P/J/Z-85, TC514256P/J/Z-10 TC514256P/J/Z-12


●  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE




● READ CYCLE



● WRITE CYCLE



● READ-MODIFY-WRITE CYCLE




: "H" or "L"

**TC514256P/J/Z-85, TC514256P/J/Z-10  
TC514256P/J/Z-12**

**OUTLINE DRAWINGS**

- Plastic DIP


Unit in mm



NOTE: Each lead pitch is 2.54mm.  
All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 20 leads.  
All dimensions are in millimeters.

TC514256P/J/Z-85, TC514256P/J/Z-10  
 TC514256P/J/Z-12

● Plastic SOJ




NOTE: Each lead pitch 1.27mm.  
 All dimensions are in millimeters.

**TC514256P/J/Z-85, TC514256P/J/Z-10  
TC514256P/J/Z-12**

● Plastic ZIP

Unit in mm



NOTE: Each lead pitch is 1.27mm.  
All dimensions are in millimeters.  
Toshiba does not assume any responsibility for use of any circuitry described;  
no circuit patent licenses are implied, and Toshiba reserves the right, at any time  
without notice, to change said circuitry.

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All Voltages are referenced to  $V_{SS}$ .
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$ ,  $I_{CC7}$  depend on cycle rate.
4.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
5.  $t_{RAS(max.)} = 1\mu s$  is only applied to refresh of battery-back up.  $t_{RAS(max.)} = 10\mu s$  is applied to functional operating.
6. An initial pause of  $200\mu s$  is required after power-up followed by 8  $\overline{RAS}$  cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
7. AC measurements assume  $t_T = 5ns$ .
8.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10.  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
12. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WRITE}$  leading edge in read-modify-write cycles.
13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min.)}$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD(min.)}$ ,  $t_{CWD} \geq t_{CWD(min.)}$  and  $t_{AWD} \geq t_{AWD(min.)}$ , the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the  $t_{RCD(max.)}$  limit insures that  $t_{RAC(max.)}$  can be met.  $t_{RCD(max.)}$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD(max.)}$  limit, then access time is controlled by  $t_{CAC}$ .
15. Operation within the  $t_{RAD(max.)}$  limit insures that  $t_{RAC(max.)}$  can be met.  $t_{RAD(max.)}$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD(max.)}$  limit, then access time is controlled by  $t_{AA}$ .

