

FEATURES 128K x 8 MRAM

- 3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Native non-volatility
- · Unlimited read & write endurance
- Data always non-volatile for >20 years at temperature
- Commercial and industrial temperatures
- All products meet MSL-3 moisture sensitivity level
- RoHS-Compliant TSOP2, BGA and SOIC packages



44-pin TSOP2



32-pin SOIC

### **BENEFITS**

- One memory replaces FLASH, SRAM, EEPROM and MRAM in system for simpler, more efficient design
- Improves reliability by replacing battery-backed SRAM

### INTRODUCTION

The MR0A08B is a 1,048,576-bit magnetoresistive random access memory (MRAM) device organized as 131,072 words of 8 bits. The MR0A08B offers SRAM compatible 35 ns read/write timing with unlimited endurance.



Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR0A08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR0A08B is available in small footprint 400-mil, 44-lead plastic small-outline TSOP type-2 package, 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers, or a 32-lead SOIC package. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR0A08B provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature range (0 to +70 °C) and industrial temperature range (-40 to +85 °C).



# **TABLE OF CONTENTS**

FEA	TURES	1
BEN	IEFITS	1
INT	RODUCTION	1
BLO	OCK DIAGRAM AND PIN ASSIGNMENTS	4
	Figure 1 – MR0A08B Block Diagram	4
	Table 1 – Pin Functions	4
	Figure 2 – Package Pinouts for Available Packages (Top View)	5
OPE	ERATING MODES	5
	Table 2 – Operating Modes	5
ELE	CTRICAL SPECIFICATIONS	6
	Table 3 – Absolute Maximum Ratings	6
OPE	ERATING CONDITIONS	7
	Table 4 – Operating Conditions	7
F	Power Up and Power Down Sequencing	8
	Figure 3 – Power Up and Power Down Diagram	8
DC (	CHARACTERISTICS	9
	Table 5 – DC Characteristics	9
	Table 6 – Power Supply Characteristics	9
TIM	ING SPECIFICATIONS	10
	Table 7 – Capacitance	.10
	Table 8 – AC Measurement Conditions	.10
	Figure 4 – Output Load Test Low and High	.10
	Figure 5 – Output Load Test All Others	.10



# **TABLE OF CONTENTS (CONT'D)**

R	ead Mode	. 11
	Table 9 – Read Cycle Timing	11
	Figure 6 – Read Cycle 1	12
	Figure 7 – Read Cycle 2	12
٧	Vrite Mode	. 13
	Table 10 – Write Cycle Timing 1 ( $\overline{\mathbf{W}}$ Controlled )	13
	Figure 8 – Write Cycle Timing 1 (W Controlled)	14
	Table 11 – Write Cycle Timing 2 ( <b>E</b> Controlled)	15
	Figure 9 – Write Cycle Timing 2 ( <b>E</b> Controlled)	16
	Table 12 – Write Cycle Timing 3 (Shortened $t_{WHAX}$ , $\overline{\mathbf{W}}$ and $\overline{\mathbf{E}}$ Controlled)	17
	Figure 10 – Write Cycle Timing 3 (Shortened $t_{WHAX}$ , $\overline{m{W}}$ and $\overline{m{E}}$ Controlled)	17
ORD	DERING INFORMATION	. 18
	Table 13 – Ordering Part Number System for Parallel I/O MRAM	18
	Table 14 – MR0A08B Ordering Part Numbers	18
PAC	KAGE OUTLINE DRAWINGS	. 19
	Figure 11 – 44-TSOP2 Package Outline	19
	Figure 12 – 48-BGA Package Outline	20
	Figure 13 – 32-SOIC Package Outline	21
REV	ISION HISTORY	. 22
HOV	V TO CONTACT US	. 23



### **BLOCK DIAGRAM AND PIN ASSIGNMENTS**





Figure 1 – MR0A08B Block Diagram

**Table 1 – Pin Functions** 

Signal Name	Function
А	Address Input
Ē	Chip Enable
$\overline{W}$	Write Enable
G	Output Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground
DC	Do Not Connect
NC	No Connection - Pin 2, 40, 41,43 (TSOP2); Ball C2, C5, D3, F2, F5, G1, G2, G6, H1, H6 (BGA); Pin 30 (SOIC) Reserved For Future Expansion



Figure 2 – Package Pinouts for Available Packages (Top View)



# **OPERATING MODES**

**Table 2 – Operating Modes** 

Ē1	<sub>G</sub> 1	₩1	Mode	V <sub>DD</sub> Current	DQ[7:0] <sup>2</sup>
Н	Х	Χ	Not selected	$I_{SB1}, I_{SB2}$	Hi-Z
L	Н	Н	Output disabled	$I_{\mathrm{DDR}}$	Hi-Z
L	L	Н	Byte Read	$I_{\mathrm{DDR}}$	D <sub>Out</sub>
L	Х	L	Byte Write	I <sub>DDW</sub>	D <sub>in</sub>

- 1. H = high, L = low, X = don't care
- 2. Hi-Z = high impedance



### **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken o avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. <sup>1</sup>

**Table 3 – Absolute Maximum Ratings** 

Parameter	Symbol	Value	Unit
Supply voltage <sup>2,3</sup>	V <sub>DD</sub>	-0.5 to 4.0	V
Voltage on any pin <sup>2,3</sup>	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Output current per pin	I <sub>OUT</sub>	±20	mA
Package power dissipation <sup>3</sup>	P <sub>D</sub>	0.600	W
Temperature under bias			
MR0A08B (Commercial)	т	-10 to 85	°C
MR0A08BC (Industrial)	T <sub>BIAS</sub>	-45 to 95	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	T <sub>Lead</sub>	260	°C
Maximum magnetic field during write MR0A08B (All Temperatures)	H <sub>max_write</sub>	2000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to  $V_{SS}$ .
- 3. Power dissipation capability depends on package characteristics and use environment.



## **OPERATING CONDITIONS**

# **Table 4 – Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	$V_{DD}$	3.0 1	3.3	3.6	V
Write inhibit voltage	V <sub>WI</sub>	2.5	2.7	3.0 1	V
Input high voltage	V <sub>IH</sub>	2.2	-	$V_{DD} + 0.3^{2}$	V
Input low voltage	V <sub>IL</sub>	-0.5 <sup>3</sup>	-	0.8	V
Temperature under bias					
MR0A08B (Commercial)	T <sub>A</sub>	0		70	°C
MR0A08BC (Industrial)		-40		85	

- 1. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (max). See "Figure 3 Power Up and Power Down Diagram".
- 2.  $V_{IH}(max) = V_{DD} + 0.3 \ V_{DC}; \ V_{IH}(max) = V_{DD} + 2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA.$
- 3.  $V_{IL}(min) = -0.5 V_{DC}$ ;  $V_{IL}(min) = -2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.



# **Power Up and Power Down Sequencing**

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$ (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}^-$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).




Figure 3 - Power Up and Power Down Diagram



## **DC CHARACTERISTICS**

## **Table 5 – DC Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	l <sub>lkg(l)</sub>	-	-	±1	μΑ
Output leakage current	l <sub>lkg(O)</sub>	-	-	±1	μΑ
Output low voltage					
$(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V <sub>OL</sub>	-	-	0.4 V <sub>SS</sub> + 0.2	V
Output high voltage					
$(I_{OL} = -4 \text{ mA})$ $(I_{OL} = -100 \mu\text{A})$	V <sub>OH</sub>	2.4	-	-	V
$(I_{OL} = -100 \mu A)$		V <sub>DD</sub> - 0.2			

# **Table 6 - Power Supply Characteristics**

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes $^{1}$ ( $I_{OUT}=0$ mA, $V_{DD}=$ max)	I <sub>DDR</sub>	25	30	mA
AC active supply current - write modes <sup>1</sup>				
(V <sub>DD</sub> = max)				
MR0A08B (Commercial)		55	65	m A
MR0A08BC (Industrial)	<sup>I</sup> DDW	55	70	mA
AC standby current				
$(V_{DD} = max, \overline{E} = V_{IH})$	I <sub>SB1</sub>	6	7	mA
no other restrictions on other inputs				
CMOS standby current $(\bar{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max}, f = 0 \text{ MHz})$	I <sub>SB2</sub>	5	6	mA

<sup>1.</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.



## **TIMING SPECIFICATIONS**

**Table 7 - Capacitance** 

Parameter <sup>1</sup>	Symbol	Typical	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	pF
Control input capacitance	C <sub>In</sub>	-	6	pF
Input/Output capacitance	C <sub>I/O</sub>	-	8	pF

#### Notes:

1. f = 1.0 MHz, dV = 3.0 V,  $T_A = 25$  °C, periodically sampled rather than 100% tested.

**Table 8 – AC Measurement Conditions** 

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters		4
Output load for all other timing parameters  See Figure 5		5

Figure 4 - Output Load Test Low and High





Figure 5 – Output Load Test All Others





### **Read Mode**


# **Table 9 – Read Cycle Timing**

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Read cycle time	t <sub>AVAV</sub>	35	-	ns
Address access time	<sup>t</sup> AVQV	-	35	ns
Enable access time <sup>2</sup>	t <sub>ELQV</sub>	-	35	ns
Output enable access time	<sup>t</sup> GLQV	-	15	ns
Output hold from address change	<sup>t</sup> AXQX	3	-	ns
Enable low to output active <sup>3</sup>	t <sub>ELQX</sub>	3	-	ns
Output enable low to output active <sup>3</sup>	<sup>t</sup> GLQX	0	-	ns
Enable high to output Hi-Z <sup>3</sup>	<sup>t</sup> EHQZ	0	15	ns
Output enable high to output Hi-Z <sup>3</sup>	<sup>t</sup> GHQZ	0	10	ns

- 1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- 2. Addresses valid before or at the same time  $\overline{E}$  goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.




# Figure 6 – Read Cycle 1



Note: Device is continuously selected  $(\overline{E} \le V_{lL}, \overline{G} \le V_{lL})$ .

Figure 7 – Read Cycle 2





### **Write Mode**


# Table 10 – Write Cycle Timing 1 ( W Controlled )

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	<sup>t</sup> AVAV	35	-	ns
Address set-up time	<sup>†</sup> AVWL	0	-	ns
Address valid to end of write (G high)	<sup>t</sup> AVWH	18	-	ns
Address valid to end of write (G low)	<sup>t</sup> AVWH	20	-	ns
Write pulse width (G high)	<sup>t</sup> WLWH <sup>t</sup> WLEH	15	-	ns
Write pulse width (G low)	<sup>t</sup> WLWH <sup>t</sup> WLEH	15	-	ns
Data valid to end of write	<sup>t</sup> DVWH	10	-	ns
Data hold time	<sup>t</sup> WHDX	0	-	ns
Write low to data Hi-Z <sup>3</sup>	<sup>t</sup> WLQZ	0	12	ns
Write high to output active <sup>3</sup>	<sup>t</sup> WHQX	3	-	ns
Write recovery time	<sup>t</sup> WHAX	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLQZ}(max) < t_{WHQX}(min)$



Figure 8 – Write Cycle Timing 1 (W Controlled)





# **Table 11 – Write Cycle Timing 2 (E Controlled)**

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns
Address set-up time	<sup>t</sup> AVEL	0	-	ns
Address valid to end of write ( $\overline{G}$ high)	<sup>t</sup> AVEH	18	-	ns
Address valid to end of write $(\overline{G} \text{ low})$	<sup>t</sup> AVEH	20	-	ns
Enable to end of write ( $\overline{G}$ high)	t <sub>ELEH</sub>	I		ns
Enable to end of write $(\overline{G} \text{ low})^3$	t <sub>ELEH</sub>	15	-	ns
Data valid to end of write	<sup>t</sup> DVEH	10	-	ns
Data hold time	<sup>t</sup> EHDX	0	-	ns
Write recovery time	<sup>t</sup> EHAX	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.



# Figure 9 – Write Cycle Timing 2 (E Controlled)







Table 12 – Write Cycle Timing 3 (Shortened  $t_{WHAX}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)

Parameter <sup>1</sup>	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	<sup>t</sup> AVAV	35	-	ns
Address set-up time	<sup>t</sup> AVWL	0	-	ns
Address valid to end of write ( $\overline{G}$ high)	<sup>t</sup> AVWH	18	-	ns
Address valid to end of write ( $\overline{G}$ low)	<sup>t</sup> AVWH	20	-	ns
Write pulse width	<sup>t</sup> WLWH <sup>t</sup> WLEH	15	-	ns
Data valid to end of write	<sup>t</sup> DVWH	t <sub>DVWH</sub> 10		ns
Data hold time	<sup>t</sup> WHDX	0	-	ns
Enable recovery time	<sup>t</sup> EHAX	-2	-	ns
Write recovery time <sup>3</sup>	<sup>t</sup> WHAX	6		ns
Write to enable recovery time <sup>3</sup>	<sup>t</sup> WHEL	12	-	ns

- 1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ , or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low the output will remain in a high impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high the output will remain in a high impedance state.  $\overline{E}$  must be brought high each cycle.

Figure 10 – Write Cycle Timing 3 (Shortened  $t_{WHAX}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)





# **ORDERING INFORMATION**

Table 13 - Ordering Part Number System for Parallel I/O MRAM

			Memory	Density	Туре	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
	Example Ordering F	art Number	MR	0	Α	08	В	С	MA	35	R	
MRAM		MR										
256 Kb		256										
1 Mb		0										
4 Mb		2										
16 Mb		4										
Async 3.3v		Α										
Async 3.3v Vdd and 1.8v V	Vddq	D										
Async 3.3v Vdd and 1.8v V	Vddq with 2.7v min. Vdd	DL										
8-bit		08										
16-bit		16										
Rev A		Α										
Rev B		В										
Commercial	0 to 70°C	Blank										
Industrial	-40 to 85°C	С										
Extended	-40 to 105°C	V										
AEC Q-100 Grade 1	-40 to 125°C	M										
44-TSOP-2		YS										
48-FBGA		MA										
16-SOIC		SC										
32-SOIC		SO										
35 ns		35										
45 ns		45										
Tray		Blank										
Tape and Reel		R										
<b>Engineering Samples</b>		ES		·	-		·	-		-		
Customer Samples		Blank										
Mass Production		Blank										


**Table 14 - MR0A08B Ordering Part Numbers** 


Temp Grade	Temp	Package	Shipping	Ordering Part Number
		44-TSOP2	Tray	MR0A08BYS35
		44-13OP2	Tape and Reel	MR0A08BYS35R
Commercial	0 to +70 °C	48-BGA	Tray	MR0A08BMA35
Commercial	0 to +/0 °C	46-DGA	Tape and Reel	MR0A08BMA35R
		32-SOIC	Tray	MR0A08BSO35
		32-30IC	Tape and Reel	MR0A08BSO35R
		44-TSOP2	Tray	MR0A08BCYS35
	-40 to +85 °C	44-13OP2	Tape and Reel	MR0A08BCYS35R
Industrial		48-BGA	Tray	MR0A08BCMA35
muustriai		46-DGA	Tape and Reel	MR0A08BCMA35R
		32-SOIC	Tray	MR0A08BCSO35
		32-30IC	Tape and Reel	MR0A08BCSO35R



# **PACKAGE OUTLINE DRAWINGS**


# Figure 11 - 44-TSOP2 Package Outline






### **Not To Scale**


- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- 3. Dimensions do not include mold protrusion.
- 4. Dimension does not include DAM bar protrusions.
  - 5. DAM Bar protrusion shall not cause the lead width to exceed 0.58.








# Figure 12 - 48-BGA Package Outline



- . Dimensions in Millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- 4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- 25. Parallelism measurement shall exclude any effect of mark on top surface of package.



# Figure 13 – 32-SOIC Package Outline



Unit	Α	В	С	D	E	F	G	Н	I	J	K
mm - Min	20.574	1.00	0.355	0.66	0.101	2.286	Radius	0.533	0.152	7.416	10.287
- Max	20.878	1.50	0.508	0.81	0.254	2.540	0.101	1.041	0.304	7.594	10.642
inch - Min	0.810	0.04	0.14	0.026	0.004	0.09	Radius	0.021	0.006	0.292	0.405
- Max	0.822	0.06	0.02	0.032	0.010	0.10	0.0040	0.041	0.012	0.299	0.419



# **REVISION HISTORY**

Revi- sion	Date	Description of Change
0	Sep 12, 2008	Initial Advance Information Release
1	May 8, 2009	Revised format; Add Table 3.6 Write Timing Cycle 3; Add Figure 3.6 Write Timing Cycle 3; Add TSOPII Lead Width Info; Changed to Preliminary from Product Concept.
2	June 18, 2009	Changed from datasheet from Preliminary to Production except where noted.
3	Apr 12, 2011	Added SOIC package option.
4	August 15, 2011	Corrected SOIC Pin 1 to read DC. Updated contact information. Revised copyright year.
5	Dec 16, 2011	Changed TSOP-II to TSOP2. Changed logo to new EST Logo. Added Industrial Temp Grade option in SOIC package, Table 4.1. Deleted Tape & Reel pack option for all SOIC packaged parts. Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for ball size.
6	July 9, 2013	MR0A08BCSO35 preliminary status removed. Now MP.
7	September 4, 2013	Added table of dimenstions to the SOIC package outline diagram.
8	October 11, 2013	Added Tape and Reel shipping option for SOIC packged versions. Reformatted to current standards.



### **HOW TO CONTACT US**

#### **Home Page:**

www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

#### **USA/Canada/South and Central America**

Everspin Technologies
1347 N. Alma School Road, Suite 220
Chandler, Arizona 85224
+1-877-347-MRAM (6726)
+1-480-347-1111

### **Europe, Middle East and Africa**

support.europe@everspin.com

#### **Japan**

support.japan@everspin.com

### **Asia Pacific**

support.asia@everspin.com

### Filename:

EST00183\_MR0A08B\_Datasheet\_Rev8 101113a

### **Everspin Technologies, Inc.**

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin<sup>™</sup> and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © Everspin Technologies, Inc. 2013

