

NEW PRODUCT

MITSUBISHI LSIs

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

Specification of 70, 70L are subject to change.

DESCRIPTION

The M5M5165P is a 65,536-bit CMOS static RAM organized as 8,192 words by 8 bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS peripherals result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.

The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28 pin package and configured in an industrial standard 8K x 8-bit pinout.

FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5165P-70	70ns	50 mA	2mA
M5M5165P-10	100ns		
M5M5165P-12	120ns		
M5M5165P-15	150ns		
M5M5165P-70L	70ns		100 μ A
M5M5165P-10L	100ns		
M5M5165P-12L	120ns		
M5M5165P-15L	150ns		

- Single +5V Power Supply
- Fully Static Operation: No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by \overline{S}_1, S_2
- \overline{OE} Prevents Data Contention in The I/O Bus
- Common Data I/O
- Pinout Compatible with 64K EPROM M5L2764K


APPLICATION

Small Capacity Memory Units.

FUNCTION

The operation mode of the M5M5165P is determined by a

PIN CONFIGURATION (TOP VIEW)




combination of the device control inputs $\overline{S}_1, S_2, \overline{W}$ and \overline{OE} . Each mode is summarized in the function table. (see next page)

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S}_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\overline{W}, \overline{S}_1$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The Output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S}_1 and S_2 are in an active state ($\overline{S}_1=L, S_2=L$).

BLOCK DIAGRAM



M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

 $S_2 = H$

When setting $\overline{S_1}$ at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_1}$ and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S_1}$	S_2	\overline{W}	\overline{OE}	Mode	DQ	I_{CC}
X	L	X	X	Non selection	high-impedance	Standby
H	X	X	X	Non selection	high-impedance	Standby
L	H	L	X	Write	D _{IN}	Active
L	H	H	L	Read	D _{OUT}	Active
L	H	H	H		high-impedance	Active

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	low input voltage	-0.3		0.8	V
V_{IH}	high input voltage	2.2		$V_{CC} + 0.3$	V

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low input voltage		-0.3		0.8	V
V_{OH}	High output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low output voltage	$I_{OL} = 2\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	High level output current in off-state	$\overline{S_1} = V_{IH}$ or $S_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_I = 0 \sim V_{CC}$			1	μA
I_{OZL}	Low level output current in off-state				-1	μA
I_{CC1}	Active supply current	$\overline{S_1} \leq 0.2$, $S_2 \geq V_{CC} - 0.2$ Output open Other inputs ≤ 0.2 or $\geq V_{CC} - 0.2$		30	45	mA
I_{CC2}	Active supply current	$\overline{S_1} = V_{IL}$ or $S_2 = V_{IH}$ Output open Other inputs = V_{IH}		35	50	mA
I_{CC3}	Stand-by supply current	① $S_2 \leq 0.2\text{V}$, Other inputs = $0 \sim V_{CC}$ ② $\overline{S_1} \geq V_{CC} - 0.2\text{V}$, $S_2 \geq V_{CC} - 0.2\text{V}$, Other inputs = $0 \sim V_{CC}$			2(P)	mA
I_{CC4}	Stand-by supply current	$S_2 = V_{IL}$, $\overline{S_1} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			100(P-L)	μA
C_i	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_I = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			6	pF
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			8	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)

2 Typical value is $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Read cycle

Symbol	Parameter	M5M5165P-70 M5M5165P-70L			M5M5165P-10 M5M5165P-10L			M5M5165P-12 M5M5165P-12L			M5M5165P-15 M5M5165P-15L			Unit
		Limits			Limits			Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	70			100			120			150			ns
t _a (A)	Address access time			70			100			120			150	ns
t _a (S ₁)	Chip select 1 access time			70			100			120			150	ns
t _a (S ₂)	Chip select 2 access time			70			100			120			150	ns
t _a (OE)	Output enable access time			35			50			60			70	ns
t _{dis} (S ₁)	Output disable time after S ₁ high			30			35			40			50	ns
t _{dis} (S ₂)	Output disable time after S ₂ low			30			35			40			50	ns
t _{dis} (OE)	Output disable time after OE high			30			35			40			50	ns
t _{en} (S ₁)	Output enable time after S ₁ low	5			10			10			10			ns
t _{en} (S ₂)	Output enable time after S ₂ high	5			10			10			10			ns
t _{en} (OE)	Output enable time after OE low	5			10			10			10			ns
t _V (A)	Data valid time after address change	20			20			20			20			ns

TIMING REQUIREMENTS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Write cycle


Symbol	Parameter	M5M5165P-70 M5M5165P-70L			M5M5165P-10 M5M5165P-10L			M5M5165P-12 M5M5165P-12L			M5M5165P-15 M5M5165P-15L			Unit
		Limits			Limits			Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{OW}	Write cycle time	70			100			120			150			ns
t _{W(W)}	Write pulse width	40			60			70			90			ns
t _{su} (A)	Address set up time	0			0			0			0			ns
t _{su} (S)	Chip select set up time	65			80			85			100			ns
t _{su} (D)	Data set up time	30			35			40			50			ns
t _h (D)	Data hold time	5			5			5			5			ns
t _{rec} (W)	Write recovery time	5			5			10			10			ns
t _{dis} (W)	Output disable time after W low	0		30			35			40			50	ns
t _{dis} (OE)	Output disable time after OE high	0		30			35			40			50	ns
t _{en} (W)	Output enable time after W high	5			10			10			10			ns
t _{en} (OE)	Output enable time after OE low	5			10			10			10			ns

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM


TIMING DIAGRAM

Read cycle



\overline{W} = "H" level


Write cycle (WE control)



M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (S control)



Note 4: Test condition

Input pulse level: 0.6~2.4V

Input pulse rise, fall time: 10ns

Load: 1 TTL, C_L = 100pF (P-15, P-12, P-10, P-15L, P-12L, P-10L)

C_L = 30pF (P-70, P-70L)

Conditions of assessment: 1.5V

5: Hatching indicates the state is don't care.

6: Writing is executed while S₂ high overlaps S₁ and W low.

7: If W goes low simultaneously with or prior to S₁ low or S₂ high, the output remains in the high-impedance state.

8: Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _I ($\overline{S_1}$)	Chip select input $\overline{S_1}$	2.2V ≤ V _{CC(PD)}	2.2			V
		2V ≤ V _{CC(PD)} ≤ 2.2V		V _{CC(PD)}		V
V _I (S ₂)	Chip select input S ₂	4.5V ≤ V _{CC(PD)}			0.8	V
		V _{CC(PD)} < 4.5V			0.2	V
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, Other inputs = 3V			2(P)	mA
					50(P-L)	μA


Note 3: When $\overline{S_1}$ is operated at 2.2V (V_{IH min}) and the supply voltage is between 4.5V and 2.4V, supply current is defined as I_{CC4}.

TIMING REQUIREMENTS (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{SU(PD)}	Power down setup time		0			ns
t _{REC(PD)}	Power down recovery time		t _{CR}			ns

POWER DOWN CHARACTERISTICS

$\overline{S_1}$ control



S₂ control

