

# MITSUBISHI LSIs

## M5M4C264AL, J-8, -10, -12

262144-BIT DUAL-PORT DYNAMIC RAM

### DESCRIPTION

The Mitsubishi M5M4C264A is a high speed 262,144-bit Dual Port Dynamic Memory equipped with a 64K x 4 Dynamic RAM Port and a 256 x 4 Serial Read/Write Port. The use of N-well CMOS Process combined with silicide technology and a single transistor dynamic storage cell provide high circuit density and low power dissipation. The Serial Read/Write Port is connected to an internal 1024 bit Data Register through a 256 x 4 Serial Input/Output Control and is serially read out or written in with a clock rate of up to 33 MHz.

All reads and writes are done relative to the RAM Array, thus Data Transfer from the RAM Array to the Data Register is referred to as Read Transfer, while Data Transfer from the Data Register to the RAM Array is referred to as Write Transfer.

### FEATURES


Type name	RAS Access Time (ns)	Random Read/Write Cycle Time (ns)	Serial Read/Write Cycle Time (ns)	Random Read/Write Vcc Supply Current (mA)	Serial Read/Write Vcc Supply Current (mA)
M5M4C264AL, J-8	80	160	30	60	30
M5M4C264AL, J-10	100	190	35	50	25
M5M4C264AL, J-12	120	220	40	40	20

- Dual Port Architecture
  - RAM Port: 64k word x 4-bit
    - Access Time . . . . . 80 ns (max)
  - Serial Read/Write Port: 256 word x 4-bit
    - Cycle Time . . . . . 30 ns (max)
- Bidirectional Data Transfer function between the RAM Array and the Data Register
- Fully Asynchronous Dual Port Accessibility (except during the Data Transfer Period )
- Addressable Start of Serial Read/Write (Pointer Control Function)
- Write per Bit Function
- Real Time Data Transfer from the RAM Array to the Data Register
- Fast Page Mode, Hidden Refresh and CAS before RAS Refresh
- 256 cycles/4 ms Refresh
- Fully TTL Compatible
- Outline 24 Pin ZIP, 24 Pin 300 mil SOJ
- N-well CMOS Process & Low Power Dissipation
  - RAM & SAM Active
    - (-8/-10/-12) . . . . . 90/75/60 mA max
  - RAM & SAM Standby
    - (-8/-10/-12) . . . . . 5/5/5 mA max


### APPLICATION

Display equipment for personal computer/work station, Frame memory for digital TV/VCR, Videotex, Teletext, Video printer, High Speed data transmission systems

### PIN CONFIGURATION (TOP VIEW)




Outline 24P5L



Outline 24P0J



**262144-BIT DUAL-PORT DYNAMIC RAM**



**PIN DESCRIPTION**

Pin	Name	Function
$\overline{\text{RAS}}$	ROW ADDRESS STROBE INPUT	It is used as a clock which latches the row address ( $A_0 \sim A_7$ ) and selects the word line. It also selects the write-per-bit, the data transfer and the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode.
$\overline{\text{CAS}}$	COLUMN ADDRESS STROBE INPUT	It is used as a clock which latches the column address ( $A_8 \sim A_{15}$ ) and reads or writes the selected words. In the data transfer cycle, it becomes the SAM start address.
$A_0 \sim A_7$	ADDRESS INPUT	The M5M4C264A is an address multiplex method for inputting the row addresses and column addresses separately, in order to select one word from the 64K word memory cells. The various addresses are latched by the $\overline{\text{RAS}}/\overline{\text{CAS}}$ falling edge. In the data transfer cycle, this address input is also combined with the serial access start address.
$\overline{\text{WB}}/\overline{\text{WE}}$	WRITE-PER-BIT/ WRITE ENABLE INPUT	When the $\overline{\text{WB}}/\overline{\text{WE}}$ level in the $\overline{\text{RAS}}$ clock falling edge is "L", the write-per-bit or write transfer cycle is selected, and when it is "H", a 4 bit write to the RAM or a read transfer cycle from the RAM is selected.
$\overline{\text{DT}}/\overline{\text{OE}}$	DATA TRANSFER/ OUTPUT ENABLE INPUT	In the RAM read cycle, it makes the data output into enable. Also, when the $\overline{\text{DT}}/\overline{\text{OE}}$ level in the $\overline{\text{RAS}}$ clock falling edge is "L", the data transfer cycle is selected, and when it is "H", the read/write cycle is selected.
$W_0 \sim W_3/IO_0 \sim IO_3$	WRITE-PER-BIT SELECTION INPUT/ DATA INPUT/OUTPUT	These are the data input/output pins to the RAM. During the write-per-bit cycle in the $\overline{\text{RAS}}$ clock falling edge, the "H" pin is enable and the selected bit-only-write is performed. Also, in the write cycle, the data in the late falling edge, whether it is $\overline{\text{CAS}}$ or $\overline{\text{WE}}$ , is latched.
SC	SERIAL CONTROL INPUT	The serial access is started from the SC clock rising edge. In the serial read cycle the output data is held until the next clock rise. Also in the serial write cycle, the data is latched at the SC clock rising edge.
$SIO_0 \sim SIO_3$	SERIAL INPUT/ OUTPUT	256 x 4 words serial data input/output pins.
$\overline{\text{SE}}$	SERIAL ENABLE INPUT	This makes serial input/output into enable. In the $\overline{\text{RAS}}$ clock falling edge, when $\overline{\text{SE}}$ is "H", it is a pseudo transfer, and when it is "L", it is a write transfer.

NB. SAM: Serial Access Memory

**262144-BIT DUAL-PORT DYNAMIC RAM**

**FUNCTION**

**RAM Port Operation**

The row/column addresses are specified by the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  clocks.

The RAM read/write cycle is set up by maintaining the  $\overline{\text{DT}}/\overline{\text{OE}}$  at "H" level, while the  $\overline{\text{RAS}}$  clock is falling. In addition, the column address is specified while the  $\overline{\text{RAS}}$  clock is held at "L" level and goes into fast page mode when the  $\overline{\text{CAS}}$  clock is activated, and then the column data in one row can be read/written continually.

**1. Random Read Cycle**

Data is read out when  $\overline{\text{DT}}/\overline{\text{OE}}$  is a "L" level.

**2. Random Write Cycle**

Data is written in when  $\overline{\text{WB}}/\overline{\text{WE}}$  is a "L" level.

When the  $\overline{\text{WE}}$  clock is input before the  $\overline{\text{CAS}}$  clock, it becomes an early write cycle, and the data from the  $\overline{\text{CAS}}$  clock falling, is written in the RAM.

When the  $\overline{\text{WE}}$  clock is input after the  $\overline{\text{CAS}}$  clock, it becomes a Delayed write cycle and the data from the  $\overline{\text{WE}}$  clock falling is written in the RAM.

The read-modify-write cycle modifies the data which has been read and writes it in again. This time also, the  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  clock controls the reading/writing of data.

In this random write cycle, the write-per-bit function (Note 1) is available.

**SAM Port Operation**

At the falling edge of the  $\overline{\text{RAS}}$  clock, the data transfer cycle is set up by maintaining the  $\overline{\text{DT}}/\overline{\text{OE}}$  at "L" level. At such a time, the transfer cycle is the read transfer when the  $\overline{\text{WB}}/\overline{\text{WE}}$  clock is "H" level, and the write transfer when it is "L" level.

In the transfer cycle, the row address sets up the RAM row and the column address becomes the serial access start address.

- $\overline{\text{DT}}/\overline{\text{OE}}$  signal can be used to select RAM or SAM independent mode ( $\overline{\text{DT}} = \text{"H"}$ ) and between RAM and SAM data transfer mode ( $\overline{\text{DT}} = \text{"L"}$ ).
- Within one transfer cycle, transfer of data (256 x 4 bits) is possible between any rows in the RAM and SAM.
- $\overline{\text{WE}}$  signal permits the designation of transfer direction. ( $\overline{\text{WE}} = \text{"H"}$ : RAM → SAM (read transfer)/ $\overline{\text{WE}} = \text{"L"}$ : SAM → RAM (write transfer))
- During read transfer, high-speed transfer execution is started at  $\overline{\text{DT}}/\overline{\text{OE}}$  leading edge. (Note 2)
- Transfer cycle allows the selection of SAM I/O mode. In write transfer mode,  $\overline{\text{SE}}$  control allows the transfer execution to be inhibited. (pseudo write transfer) (Note 3)
- Row address in transfer cycle permits the transfer page of RAM.
- Column address in transfer cycle specifies the read (write) start address of SAM after transfer.

**Memory Refresh Operation**

The M5M4C264A consists of dynamic RAM's memory cells

so a refresh operation is required every 4 m seconds.

The refresh operation consists of reading the data from the memory, amplifying it in the sense amp and then rewriting it. With the M5M4C264A, all the memory cells are refreshed by performing a refresh operation on all 256 row addresses which are designated by the 8 bits.

**1.  $\overline{\text{RAS}}$  Only Refresh**

When the row address is input while the  $\overline{\text{CAS}}$  clock is held at "H" level, and the  $\overline{\text{RAS}}$  clock is activated, all the column data in the designated row address are refreshed simultaneously.

**2.  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh**

When the  $\overline{\text{CAS}}$  clock is activated before the  $\overline{\text{RAS}}$  clock, the designated row address, which is generated by the internal 8 bit refresh counter, is refreshed. The built-in refresh counter is increased with every refresh cycle.

Then all the memory cells are refreshed by repeating the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle 256 times.

**3. Hidden Refresh**

The memory cells are refreshed by the 8 bit refresh counter built into the chip, in the same way as the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, by activating the  $\overline{\text{RAS}}$  clock while the  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$  clocks are being held at "L" level after the previous read cycle. At this time, the data which was read into the previous cycle is held in output.

**SAM READ OUT/WRITE IN**

In the same way as a shift register, SAM inputs and outputs data simultaneously with the SC clock rise.  $\overline{\text{SE}}$  is used to control the data inputs/outputs.

RAM and SAM are connected to each other by 1024 data buses, and the data from RAM can be transferred to SAM and the data from SAM can be transferred to RAM.

**1. SERIAL READ TRANSFER CYCLE**

**(RAM → SAM TRANSFER)**

When the  $\overline{\text{RAS}}$  clock is falling, the serial read transfer mode is selected and at the same time the row address indicates the row for transfer from RAM to SAM and the data are read out. When the column address is input and the  $\overline{\text{DT}}$  signal is "H", the one row data read out from RAM is transferred to the data register. At the same time as this, the decoded column address is set to the serial selector and the serial read start address is determined. (pointer control) After this, every time the SC clock goes from "L" to "H", the data is output to the serial port and the selector moves on to the next bit. For the serial selector to be cyclic, when the SC clock is input more than 257 times, the same data from the start address mentioned above is output again.  $\overline{\text{SE}}$  clock controls the serial output buffer. When  $\overline{\text{SE}}$  is "L" the data register contents are output to the SIO pins and when  $\overline{\text{SE}}$  is "H", the SIO pins are at high impedance. The serial selector has no relation with the  $\overline{\text{SE}}$  level and shifts one bit every time the SC clock is input. Serial read transfer can be done when SAM is in operation and also, data from different rows can be continuously output. (real time transfer)

# M5M4C264AL, J-8, -10, -12

## 262144-BIT DUAL-PORT DYNAMIC RAM

A horizontal scroll can easily be realized with the pointer control function which is utilized to indicate the arbitrary address.

The memory can be effectively used with the real time transfer function which is utilized to scan multiple lines horizontally.

### 2. SERIAL WRITE TRANSFER CYCLE (SAM → RAM TRANSFER)

When the  $\overline{RAS}$  clock is falling, the serial write transfer mode is selected and at the same time the row transferred from SAM is designated by the row address, in the same way as for the serial read transfer mode. When the column address is input and the  $\overline{DT}$  signal is turned "H", the single row data which are read out from SAM is written into the row selected by RAM. At the same time as this, the decoded row address is set to the serial selector and the next serial write start address is determined. After this, every time the SC clock is input, the data which are input to SIO are written into SAM.  $\overline{SE}$  controls the serial input buffer. It writes into the data register when the level is "L", and when the level is "H", it only shifts the serial selector without writing in the data.

### 3. PSEUDO WRITE TRANSFER CYCLE

This is the same as the write transfer cycle, except for the fact that data is not transferred from SAM to RAM. (The row address which is input is ignored.)

When the mode changes from serial read to serial write, this cycle is used so that the RAM data is not destroyed, and also for changing the mode of the serial port.

Different to serial read transfer, serial write transfer and pseudo write transfer cycles cannot be done while SAM is operating, and it cannot input data continuously to different rows.

#### Note 1: Write-Per-Bit Function

During the RAM operation, data is written to the specified terminals of the four I/O common terminals, while being inhibited at the others.

Write-Per-Bit mode is specified by  $\overline{WB}$  (= "L") at  $\overline{RAS}$  falling edge.

Write terminals are specified by W/I/O (Write = "H", Write inhibit = "L") at this time. Actual writing is then carried out by  $\overline{WE}$  in the same manner as with the conventional DRAM.

#### Note 2: Real - Time Data Transfer

Read transfer (RAM → SAM) is executed with  $\overline{DT}$  leading timing in transfer cycle. In the SC clock input before this timing, the SAM contents before transfer are output, while the new SAM contents after read transfer are output in the SC clock input after this timing.

During read transfer, continuous SC clock is also applied, thus making it possible to continuously produce SAM output before read transfer and SAM output after transfer.

#### Note 3: Pseudo Write Transfer

In order to write data to SAM when it has been in the output mode it is necessary to change the SAM I/O common terminals (SIO) to the input mode using the write transfer mode. If write transfer is not desired, the pseudo write transfer mode should be used.

If  $\overline{SE}$  is in "H" at  $\overline{RAS}$  falling edge of write transfer mode is selected; thus, SAM I/O common terminals are set to the input mode, but SAM to RAM data transfer is not executed.


## MODE SELECTION

$\overline{DT}/\overline{OE}$	Input pin state at $\overline{RAS}$ falling			RAM		SAM
	$\overline{WB}/\overline{WB}$	$\overline{SE}$	W/I/O 0-3		Bit Mask	SIO <sub>0-3</sub>
H	X	X	X	READ	—	—
	H		WRITE	—	—	
	L	X	H L	Write-Per-Bit	Non Masked Masked	—
L	H	X	X	RAM → SAM (read transfer)	—	Output mode
		L	X	SAM → RAM (write transfer)	—	Input mode
	L	H	X	Pseudo Write Transfer (No RAM contents will be changed)	—	Input mode


X. Not specified

**262144-BIT DUAL-PORT DYNAMIC RAM**

**RAM Access Mode**




**Write-Per-Bit Operation**




**262144-BIT DUAL-PORT DYNAMIC RAM**

**Serial Output Mode**



\*3 If  $\overline{SE}$  goes "H" level, SIOi become into high impedance state, but serial data selector is continuously working.

**Serial Input Mode**



\*4 If  $\overline{SE}$  goes "H" level, SIOi input data is ignored, but serial data selector is continuously working.

**262144-BIT DUAL-PORT DYNAMIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input	2.4		6.5	V
V <sub>IL</sub>	Low-level input	-1.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH(R)</sub>	High level output (RAM port)	I <sub>OH(R)</sub> = -2mA	2.4		V <sub>CC</sub>	V
V <sub>OL(R)</sub>	Low level output (RAM port)	I <sub>OL(R)</sub> = 4.2mA	0		0.4	V
V <sub>OH(S)</sub>	High level output (Serial I <sub>O</sub> port)	I <sub>OH(S)</sub> = -2mA	2.4		V <sub>CC</sub>	V
V <sub>OL(S)</sub>	Low level output (Serial I <sub>O</sub> port)	I <sub>OL(S)</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q Floating 0 < V <sub>out</sub> < V <sub>CC</sub>	-10		10	μA
I <sub>i</sub>	Input current	0 < V <sub>in</sub> < V <sub>CC</sub>	-10		10	μA

**CAPACITANCE** (T<sub>a</sub> = 25°C, f = 1MHz, V<sub>i</sub> = 25Vrms)

Symbol	Pin name	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>IN0</sub>	RAS, CAS, WB/WE, SC, SE, DT/OE	V <sub>i</sub> = V <sub>SS</sub> , f = 1MHz, V <sub>i</sub> = 25mVrms			8	pF
C <sub>IN1</sub>	A <sub>0</sub> ~A <sub>7</sub>				8	pF
C <sub>O</sub>	W <sub>I0</sub> ~W <sub>I03</sub> , S <sub>I0</sub> ~S <sub>I03</sub>				10	pF

**262144-BIT DUAL-PORT DYNAMIC RAM**

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted) (Note 3)

Symbol	Parameter		Limits			Unit
			M5M4C264-8	M5M4C264-10	M5M4C264-12	
	RAM port	SAM port	Max	Max	Max	
I <sub>CC1</sub>	Random R/W cycle $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC}(\text{min})$	Standby ( $\text{SC} = V_{IL}$ )	60	50	40	mA
I <sub>CC2</sub>	Standby $\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IH}$ , $\text{DOUT} = \text{Hi-Z}$	( $\text{SC} = V_{IL}$ )	5	5	5	mA
I <sub>CC3</sub>	$\overline{\text{RAS}}$ only refresh cycle $\overline{\text{RAS}} = \text{cycling}$ , $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = \text{min}$	( $\text{SC} = V_{IL}$ )	60	50	40	mA
I <sub>CC4</sub>	Page mode cycle $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}} = \text{cycling}$ , $t_{RC} = \text{min}$	( $\text{SC} = V_{IL}$ )	50	40	30	mA
I <sub>CC5</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $t_{RC} = t_{RC}(\text{min})$	( $\text{SC} = V_{IL}$ )	60	50	40	mA
I <sub>CC6</sub>	Data transfer cycle $t_{RC} = t_{RC}(\text{min})$	( $\text{SC} = V_{IL}$ )	65	55	45	mA
I <sub>CC7</sub>	Random R/W cycle $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC}(\text{min})$	Active ( $t_{SC} = \text{min}$ )	90	75	60	mA
I <sub>CC8</sub>	Standby $\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IH}$ , $\text{DOUT} = \text{Hi-Z}$	( $t_{SC} = \text{min}$ )	30	25	20	mA
I <sub>CC9</sub>	$\overline{\text{RAS}}$ only refresh cycle $\overline{\text{RAS}} = \text{cycling}$ , $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = \text{min}$	( $t_{SC} = \text{min}$ )	90	75	60	mA
I <sub>CC10</sub>	Page mode cycle $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}} = \text{cycling}$ , $t_{RC} = \text{min}$	( $t_{SC} = \text{min}$ )	80	65	50	mA
I <sub>CC11</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $t_{RC} = t_{RC}(\text{min})$	( $t_{SC} = \text{min}$ )	90	75	60	mA
I <sub>CC12</sub>	Data transfer cycle $t_{RC} = t_{RC}(\text{min})$	( $t_{SC} = \text{min}$ )	95	80	65	mA

Note 3: I<sub>CC</sub> is obtained with the output open.  
 4: If  $V_{IH} \geq V_{CC} \times 0.9$  and  $V_{IL} \leq 0.6\text{V}$ ,  
 Then  $I_{CC2} \leq 2.0\text{mA}$ . ( $\overline{\text{SE}}$  and  $\text{SIO}_0 \sim \text{SIO}_7$  must be stable in high or low level.)

**SWITCH CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>CAC</sub>	Access time from $\overline{\text{CAS}}$ (Note 6, 7)		20		25		30	ns
t <sub>RAC</sub>	Access time from $\overline{\text{RAS}}$ (Note 6, 8)		80		100		120	ns
t <sub>CAA</sub>	Column address access time (Note 6, 9)		40		50		60	ns
t <sub>CPA</sub>	Access time from $\overline{\text{CAS}}$ precharge (Note 6, 10)		45		55		65	ns
t <sub>OEa</sub>	Access time from $\overline{\text{OE}}$ (Note 6)		20		25		30	ns
t <sub>CLZ</sub>	Output low impedance time from $\overline{\text{CAS}}$ low (Note 6)	5		5		5		ns
t <sub>OFF</sub>	Output disable time after $\overline{\text{CAS}}$ high (Note 11)	0	20	0	25	0	30	ns
t <sub>OEZ</sub>	Output disable time after $\overline{\text{OE}}$ high (Note 11)	0	20	0	25	0	30	ns
t <sub>SCa</sub>	Access time from SC high (Note 6-S)		25		30		35	ns
t <sub>SEa</sub>	Access time from $\overline{\text{SE}}$ low (Note 6-S)		25		30		35	ns
t <sub>SEZ</sub>	Output disable time after $\overline{\text{SE}}$ high (Note 11)	0	20	0	25	0	30	ns
t <sub>SOH</sub>	Serial output hold time after SC high	5		5		5		ns
t <sub>SO0</sub>	Delay time $\overline{\text{SE}}$ low to serial setup (Note 6-S)	0		0		0		ns

Note 5: An initial pause of 500 $\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles and 8 SC cycles before proper device operation is achieved.  
 Note that  $\overline{\text{RAS}}$  may be cycled during the initial pause.  
 And any 8  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles are required after prolonged periods of  $\overline{\text{RAS}}$  inactivity before proper device operation is achieved.  
 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.  
 6-S: Measured with a load circuit equivalent to 2TTL loads and 50pF.  
 7: Assume that  $t_{RCD(\text{max})} \leq t_{RCD}$  and  $t_{RAD(\text{max})} \geq t_{RAD}$ .  
 8: Assume that  $t_{RCD} \leq t_{RCD(\text{max})}$  and  $t_{RAD} \leq t_{RAD(\text{max})}$ .  
 9: Assume that  $t_{RCD} - t_{RAD} \leq t_{CAA(\text{max})} - t_{CAC(\text{max})}$  and  $t_{RCD} \geq t_{RCD(\text{max})}$ .  
 10: Assume that  $t_{CP} \leq t_{CP(\text{max})}$  and  $t_{ASC} \geq t_{ASC(\text{max})}$ .  
 11:  $t_{OFF(\text{max})}$ ,  $t_{SOZ(\text{max})}$  and  $t_{OEZ(\text{max})}$  define the time at which the output achieves the high impedance state ( $|I_{out}| \leq 10\mu\text{A}$ ) and are not reference to  $V_{OH(\text{min})}$  or  $V_{OL(\text{max})}$ .



**262144-BIT DUAL-PORT DYNAMIC RAM**

**Read, Write, Refresh, Read/Write Transfer and Fast Page Cycles**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		4		4		4	ms
$t_{RP}$	$\overline{RAS}$ high pulse width	70		80		90		ns
$t_{RCD}$	Delay time $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	25	60	25	75	25	90	ns
$t_{CRP}$	Delay time $\overline{CAS}$ high to $\overline{RAS}$ low (Note 15)	10		10		10		ns
$t_{CPN}$	$\overline{CAS}$ high pulse width (Note 16)	35		35		35		ns
$t_{RAD}$	Column address delay time from $\overline{RAS}$ (Note 17)	20	40	20	50	20	60	ns
$t_{ASR}$	Row address setup time before $\overline{RAS}$	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ (Note 18)	0	15	0	20	0	25	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$	15		15		15		ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low	20		20		20		ns
$t_T$	Transition time (Note 19)	3	35	3	35	3	35	ns
$t_{WBS}$	$\overline{WB}/\overline{WE}$ setup time before $\overline{RAS}$	0		0		0		ns
$t_{WBH}$	$\overline{WB}/\overline{WE}$ hold time after $\overline{RAS}$	15		15		15		ns
$t_{DHS}$	$\overline{DT}/\overline{OE}$ setup time before $\overline{RAS}$	0		0		0		ns
$t_{DHH}$	$\overline{DT}/\overline{OE}$ high hold time after $\overline{RAS}$	15		15		15		ns
$t_{WS}$	Write mask setup time before $\overline{RAS}$	0		0		0		ns
$t_{WH}$	Write mask hold time after $\overline{RAS}$	15		15		15		ns

Note 12 The timing requirements are assumed  $t_T = 5$  ns.

13  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.

14  $t_{RCD(max)}$  is specified as a reference point only.

If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ .

If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAA}$  and  $t_{CAA}$  as shown in notes 7, 9.

15  $t_{CRP}$  requirement is applicable for all  $\overline{RAS}/\overline{CAS}$  cycles.

16  $t_{CPN(min)}$  is specified as  $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$  except for  $t_{CP}$  of fast page mode cycle.

17  $t_{RAD(max)}$  is specified as a reference point only.

If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.

18  $t_{ASC(max)}$  is specified as a reference point only of address access time.

19  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	160		190		220		ns
t <sub>RAS</sub>	$\overline{RAS}$ low pulse width	80	10000	100	10000	120	10000	ns
t <sub>CAS</sub>	$\overline{CAS}$ low pulse width	20	10000	25	10000	30	10000	ns
t <sub>CSH</sub>	$\overline{CAS}$ hold time after $\overline{RAS}$	80		100		120		ns
t <sub>RSH</sub>	$\overline{RAS}$ hold time after $\overline{CAS}$	20		25		30		ns
t <sub>RCS</sub>	Read setup time before $\overline{CAS}$	0		0		0		ns
t <sub>RCH</sub>	Read hold time after $\overline{CAS}$ high (Note 20)	0		0		0		ns
t <sub>RRH</sub>	Read hold time after $\overline{RAS}$ high (Note 20)	10		10		10		ns
t <sub>RAL</sub>	Column address to $\overline{RAS}$ setup time	40		50		60		ns
t <sub>RPC</sub>	Precharge to $\overline{CAS}$ active time	0		0		0		ns
t <sub>h(CLOE)</sub>	$\overline{OE}$ hold time after $\overline{CAS}$ low	20		25		30		ns
t <sub>h(RLOE)</sub>	$\overline{OE}$ hold time after $\overline{RAS}$ low	80		100		120		ns
t <sub>DOEL</sub>	Delay time data to $\overline{OE}$ low	0		0		0		ns
t <sub>OEHD</sub>	Delay time $\overline{OE}$ high to data	15		20		25		ns
t <sub>h(OECH)</sub>	$\overline{CAS}$ hold time after $\overline{OE}$ low	20		25		30		ns
t <sub>h(OERH)</sub>	$\overline{RAS}$ hold time after $\overline{OE}$ low	20		25		30		ns

Note 20: Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	160		190		220		ns
t <sub>RAS</sub>	$\overline{RAS}$ low pulse width	80	10000	100	10000	120	10000	ns
t <sub>CAS</sub>	$\overline{CAS}$ low pulse width	20	10000	25	10000	30	10000	ns
t <sub>CSH</sub>	$\overline{CAS}$ hold time after $\overline{RAS}$	80		100		120		ns
t <sub>RSH</sub>	$\overline{RAS}$ hold time after $\overline{CAS}$	20		25		30		ns
t <sub>WCS</sub>	Write setup time before $\overline{CAS}$ (Note 22)	0		0		0		ns
t <sub>WCH</sub>	Write hold time after $\overline{CAS}$	15		20		25		ns
t <sub>CWL</sub>	$\overline{CAS}$ hold time after write	20		25		30		ns
t <sub>RWL</sub>	$\overline{RAS}$ hold time after write	20		25		30		ns
t <sub>WP</sub>	Write pulse width	15		20		25		ns
t <sub>OSC</sub>	Data setup time before $\overline{CAS}$	0		0		0		ns
t <sub>OSW</sub>	Data setup time before write	0		0		0		ns
t <sub>DHC</sub>	Data hold time after $\overline{CAS}$	25		25		25		ns
t <sub>DHW</sub>	Data hold time after write	25		25		25		ns
t <sub>OEHD</sub>	Delay time $\overline{OE}$ high to data	15		20		25		ns
t <sub>h(WOE)</sub>	$\overline{OE}$ hold time after write	15		20		25		ns

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>RWC</sub>	Read write/read modify write cycle time (Note 21)	205		245		285		ns
t <sub>RAS</sub>	RAS low pulse width	125	10000	155	10000	185	10000	ns
t <sub>CAS</sub>	CAS low pulse width	65	10000	80	10000	95	10000	ns
t <sub>OSH</sub>	CAS hold time after RAS	125		155		185		ns
t <sub>RSH</sub>	RAS hold time after CAS	65		80		95		ns
t <sub>RCS</sub>	Read setup time before CAS	0		0		0		ns
t <sub>CWD</sub>	Delay time CAS to write (Note 22)	40		50		60		ns
t <sub>RWD</sub>	Delay time RAS to write (Note 22)	100		125		150		ns
t <sub>CWL</sub>	CAS hold time after write	20		25		30		ns
t <sub>RWL</sub>	RAS hold time after write	20		25		30		ns
t <sub>WP</sub>	Write pulse width	15		20		25		ns
t <sub>DSW</sub>	Data setup time before write	0		0		0		ns
t <sub>DHW</sub>	Data hold time after write	15		20		25		ns
t <sub>AWD</sub>	Delay time address to write (Note 22)	60		75		90		ns
t <sub>h(CLOE)</sub>	OE hold time after CAS	20		25		30		ns
t <sub>h(RLOE)</sub>	OE hold time after RAS	80		100		120		ns
t <sub>DOEL</sub>	Delay time Data to OE low	0		0		0		ns
t <sub>OEHD</sub>	Delay time OE high to data	15		20		25		ns
t <sub>h(WOE)</sub>	OE hold time after write low	15		20		25		ns

Note 21 t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub> = t<sub>RAC(max)</sub> + t<sub>OEHD(min)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 4t<sub>t</sub>.

22 t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub> and t<sub>AWD</sub> are specified as reference points only.

If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the WIO pins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub>,

t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, the cycle is a read-modify-write cycle and the WIO will contain the data read from the selected address.

If neither of the above conditions is satisfied, the condition of the WIO (at access time and until CAS or OE goes back to V<sub>IL</sub>) is indeterminate.

**Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Read, write cycle time	50		60		70		ns
t <sub>RWPC</sub>	Read, write/read modify write cycle time	100		115		135		ns
t <sub>RAS</sub>	RAS low pulse width for read write cycle	135	50000	160	50000	190	50000	ns
t <sub>CAS</sub>	CAS low pulse width for read cycle	20	10000	25	10000	30	10000	ns
t <sub>CP</sub>	CAS high pulse width (Note 23)	10	20	10	25	15	30	ns
t <sub>RSH</sub>	RAS hold time after CAS	20		25		30		ns

Note 23. t<sub>CP(max)</sub> is specified as a reference point only. If t<sub>CP(max)</sub> ≤ t<sub>CP</sub>, access time is assumed by t<sub>CAC</sub>.

**CAS before RAS Refresh Cycle (Note 24)**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		20		25		ns
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 24. Eight or more CAS before RAS cycle is necessary for proper operation of CAS before RAS refresh mode.

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Normal Read/Write/Pseudo Write Transfer**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>WTS</sub>	WB/WF high setup time before $\overline{\text{RAS}}$	0		0		0		ns
t <sub>WTH</sub>	WB/WF high hold time after $\overline{\text{RAS}}$	15		15		15		ns
t <sub>DLS</sub>	$\overline{\text{DT}}/\overline{\text{OE}}$ setup time before $\overline{\text{RAS}}$	0		0		0		ns
t <sub>RDH</sub>	$\overline{\text{DT}}/\overline{\text{OE}}$ low hold time after $\overline{\text{RAS}}$	15		15		15		ns
t <sub>RSD</sub>	Delay time $\overline{\text{RAS}}$ to SC	90		105		120		ns
t <sub>ASD</sub>	Delay time address to SC	55		60		65		ns
t <sub>QSD</sub>	Delay time $\overline{\text{CAS}}$ to SC	50		55		60		ns
t <sub>SDH</sub>	SC hold time after $\overline{\text{DT}}$	10		10		10		ns
t <sub>DTSR</sub>	$\overline{\text{DT}}$ high setup time before $\overline{\text{RAS}}$ high	0		0		0		ns
t <sub>DTW</sub>	$\overline{\text{DT}}$ high pulse width	20		25		30		ns
t <sub>ES</sub>	$\overline{\text{SE}}$ setup time before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>EH</sub>	$\overline{\text{SE}}$ hold time after $\overline{\text{RAS}}$ low	15		15		15		ns
t <sub>SZR</sub>	$\overline{\text{RAS}}$ low to serial input delay time (Serial-in → Serial-out)	20		20		20		ns
t <sub>SRS</sub>	SC setup time before $\overline{\text{RAS}}$ low	20		20		20		ns
t <sub>SDZ</sub>	Serial output turn-off delay from $\overline{\text{RAS}}$ (Serial-out → Serial-in)	10	50	10	50	10	60	ns
t <sub>SDP</sub>	$\overline{\text{RAS}}$ to Serial input delay time (Serial-out → Serial-in)	50		50		60		ns

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Serial Input/Serial Output**


Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>SCC(R)</sub>	SC clock cycle time (Serial Read)	30		35		40		ns
t <sub>SCC(W)</sub>	SC clock cycle time (Serial Write)	30		35		40		ns
t <sub>SCH</sub>	SC high pulse width	10		10		15		ns
t <sub>SCL</sub>	SC low pulse width	10		10		15		ns
t <sub>SOP</sub>	$\overline{SE}$ high pulse width	10		10		10		ns
t <sub>SOE</sub>	$\overline{SE}$ low pulse width	25		30		35		ns
t <sub>SIH</sub>	Serial input data hold time after SC high	10		10		10		ns
t <sub>SIS</sub>	Serial input data setup time before SC high	0		0		0		ns
t <sub>SWIH</sub>	$\overline{SE}$ disable hold time after SC high	15		20		20		ns
t <sub>SWIS</sub>	$\overline{SE}$ disable setup time before SC high	10		10		10		ns
t <sub>SWH</sub>	$\overline{SE}$ enable hold time after SC high	15		20		20		ns
t <sub>SWS</sub>	$\overline{SE}$ enable setup time before SC high	10		10		10		ns

**Real Time Read Transfer**

Symbol	Parameter	Limits						Unit
		M5M4C264-8		M5M4C264-10		M5M4C264-12		
		Min	Max	Min	Max	Min	Max	
t <sub>RDH</sub>	$\overline{DT}$ hold time after $\overline{RAS}$	70		80		90		ns
t <sub>CDH</sub>	$\overline{DT}$ hold time after $\overline{CAS}$	30		35		40		ns
t <sub>ADH</sub>	$\overline{DT}$ hold time after address	35		40		45		ns
t <sub>SDD</sub>	Delay time SC to $\overline{DT}$	15		20		20		ns
t <sub>SDH</sub>	SC hold time after $\overline{DT}$	10		10		10		ns
t <sub>RDTD</sub>	$\overline{DT}$ hold time after $\overline{RAS}$ high	0		0		0		ns


**262144-BIT DUAL-PORT DYNAMIC RAM**

**TIMING DIAGRAMS**  
**Normal Read Cycle**



**262144-BIT DUAL-PORT DYNAMIC RAM**


**Normal Write Cycle (Early Write)**



\* L = Write per bit operation (New mask)

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Normal Write Cycle (Delayed Write)**




\* L = Write per bit operation (New mask)



**262144-BIT DUAL-PORT DYNAMIC RAM**


**Normal Read Modify Write Cycle**



\* L = Write per bit operation


**262144-BIT DUAL-PORT DYNAMIC RAM**

**Fast Page Mode Read Cycle**



**262144-BIT DUAL-PORT DYNAMIC RAM**


**Fast Page Mode Early Write Cycle with New Mask**



Serial input/output can be asynchronously performed.  
 Write per bit operation mask is effective during the continuous page mode cycle.

**262144-BIT DUAL-PORT DYNAMIC RAM**


**Fast Page Mode Delayed Write Cycle with New Mask**



Serial input/output can be asynchronously performed  
 Write per bit operation: mask is effective during the continuous page mode cycle.

**262144-BIT DUAL-PORT DYNAMIC RAM**


**Fast Page Mode Read-Write, Read-Modify-Write-Cycle with New Mask**



Serial input/output can be asynchronously performed  
 Write per bit operation mask is effective during the continuous page mode cycle.

**262144-BIT DUAL-PORT DYNAMIC RAM**


**RAS only Refresh Cycle**



# M5M4C264AL, J-8, -10, -12


## 262144-BIT DUAL-PORT DYNAMIC RAM

### CAS before RAS Refresh Cycle



**262144-BIT DUAL-PORT DYNAMIC RAM**

**Hidden Refresh Cycle (Automatic Refresh)**




Serial input/output can be asynchronously performed.




**262144-BIT DUAL-PORT DYNAMIC RAM**

**Normal Read Transfer Cycle (Pre-State: Serial Port = Standby)**




**262144-BIT DUAL-PORT DYNAMIC RAM**

**Real-Time Read Transfer Cycle (To Active Register; Serial Port Active)**



**262144-BIT DUAL-PORT DYNAMIC RAM**


**Pseudo Write Transfer Cycle (Serial Port Active) Serial Write Setup**



Note: When  $\overline{SE}$  is "H" level, the serial input data are not written into the Data Register, but the serial data selector works.

**262144-BIT DUAL-PORT DYNAMIC RAM**


**Write Transfer Cycle (Serial Port = Write Cycle)**



# M5M4C264AL, J-8, -10, -12


## 262144-BIT DUAL-PORT DYNAMIC RAM

### Serial Read Cycle



**262144-BIT DUAL-PORT DYNAMIC RAM**

**Serial Write Cycle (SC Toggling,  $\overline{SE} = L$ )**



**Serial Write Cycle ( $\overline{SE}$  control)**

