Document Title

1Mx4 Bit High Speed Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges.

Revision History

<u>RevNo.</u>	<u>History</u>				Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with	Preliminary.			September. 7. 2001	Preliminary
Rev. 0.1	Change Icc. Isb ar	nd Isb1			November, 3. 2001	Preliminary
	Item	า	Previous	Current		
		10ns	90mA	65mA	-	
	ICC(Commercial)	12ns	80mA	55mA	-	
		15ns	70mA	45mA	-	
		10ns	115mA	85mA	-	
	ICC(Industrial)	12ns	100mA	75mA	-	
		15ns	85mA	65mA	-	
	ISB		30mA	20mA	-	
	ISB1	1	5mA	-		
Rev. 0.2	 Correct AC para Delete Low Ver. Delete Data Ret 				November, 3. 2001	Preliminary
Rev. 0.3	1. Delete 15ns spe	ed hin				
Nev. 0.3	2. Change Icc for I				December, 18. 2001	Preliminary
	Item		Previous	Current		
		10ns	85mA	75mA	-	
	ICC(Industrial)	12ns	75mA	65mA		
Rev. 1.0	 Final datasheet release. Delete <u>12ns speed bin.</u> Delete UB,LB releated AC characteristics and timing diagram. Correct Read Cycle time waveform(2). 				July, 09, 2002	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
1M x4	K6R4004C1D-JC(I) 10	5	10	- J : 32-SOJ	C : Commercial Temperature
1101 74	K6R4004V1D-JC(I) 08/10	3.3	8/10	3.32-303	Normal Power Range, I : Industrial Temperature
512K x8	K6R4008C1D-J(T)C(I) 10	5	10	J : 36-SOJ	Normal Power Range
	K6R4008V1D-J(T)C(I) 08/10	3.3	8/10	T : 44-TSOP2	L : Commercial Temperature
256K x16	K6R4016C1D-J(T,E)C(I) 10	5	10	J : 44-SOJ	,Low Power Range P : Industrial Temperature
	K6R4016V1D-J(T,E)C(I,L,P) 08/10	3.3	8/10	T : 44-TSOP2 E : 48-TBGA	,Low Power Range



1M x 4 Bit High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 10ns(Max.)
- Low Power Dissipation Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.) K6R4004C1D-10 : 65mA(Max.) Operating
- Single 5.0V±10% Power Supply • TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- Standard Pin Configuration
- K6R4004C1D-J: 32-SOJ-400 • Operating in Commercial and Industrial Temperature range.


GENERAL DESCRIPTION The K6R4004C1D is a 4,194,304-bit high-speed Static Random

Access Memory organized as 1,048,576 words by 4 bits. The K6R4004C1D uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4004C1D is packaged in a 400 mil 32-pin plastic SOJ.

PIN CONFIGURATION(Top View)



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

Pin Name	Pin Function			
A0 - A19	Address Inputs			
WE	Write Enable			
CS	Chip Select			
OE	Output Enable			
I/O1 ~ I/O4	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			
N.C	No Connection			



ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	Vin, Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rel	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		Po	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	°C
	Industrial	ТА	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

* The above parameters are also guaranteed at industrial temperature range.

** $VIL(Min) = -2.0V \text{ a.c}(Pulse Width \le 8ns) \text{ for } I \le 20mA.$

*** $V_{IH}(Max) = V_{CC} + 2.0V a.c$ (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	L	VIN=Vss to Vcc	VIN=Vss to Vcc			2	μA
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc			-2	2	μA
Operating Current	lcc	Min. Cycle, 100% Duty	Com.	10ns	-	65	mA
Operating Current		CS=VIL, VIN=VIH or VIL, IOUT=0mA	Ind.	10ns	-	75	
	ISB	Min. Cycle, CS=Vін			-	20	mA
Standby Current	ISB1	f=0MHz,			-	5	
Output Low Voltage Level	Vol	Iol=8mA				0.4	V
Output High Voltage Level	Vон	Iон=-4mA			2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* Capacitance is sampled and not 100% tested.



AC CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLZ & tOHZ





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Barramatan	Cumb al	K6R400)4C1D-10	Unit	
Parameter	Symbol Min		Мах	Onic	
Read Cycle Time	tRC	10	-	ns	
Address Access Time	taa	-	10	ns	
Chip Select to Output	tco	-	10	ns	
Output Enable to Valid Output	tOE	-	5	ns	
Chip Enable to Low-Z Output	tLZ	3	-	ns	
Output Enable to Low-Z Output	toLz	0	-	ns	
Chip Disable to High-Z Output	tHZ	0	5	ns	
Output Disable to High-Z Output	tonz	0	5	ns	
Output Hold from Address Change	tон	3	-	ns	
Chip Selection to Power Up Time	t₽U	0	-	ns	
Chip Selection to Power DownTime	tPD	-	10	ns	

* The above parameters are also guaranteed at industrial temperature range.



K6R4004C1D


WRITE CYCLE*

Demonster	Cumb al	K6R400	4C1D-10	K6R400	4C1D-12	11
Parameter	Symbol	Min	Max	Min	Мах	Unit
Write Cycle Time	twc	10	-	12	-	ns
Chip Select to End of Write	tcw	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	ns
Data to Write Time Overlap	tDW	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)

Address		
cs		tHZ(3,4,5)
OE	toe >	toHz
Data out		Valid Data
Vcc Current	Icc50%	<u>←</u> tPD→ 50%


NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- All read cycle timing is referenced from the last valid address to the first transition address.
 tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
 Device is continuously selected with CS=VIL.


- Address valid prior to coincident with CS transition low.
 For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write. 3. tcw is measured from the later of CS going low to end of write.

- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state. 9. Dout is the read data of the new address.

10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc

* X means Don't Care.



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

