<u>ISSI</u>®

32K x 8 LOW POWER CMOS STATIC RAM

MARCH 2006

FEATURES

- Access time: 25 ns, 45 ns
- Low active power: 200 mW (typical)
- · Low standby power
 - 150 µW (typical) CMOS standby
 - 15 mW (typical) operating
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply
- · Lead-free available
- Industrial and Automotive temperatures available

DESCRIPTION


The *ISSI* IS62C256AL/IS65C256AL is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance, low power CMOS technology.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 μ W (typical) at CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Select (\overline{CE}) input and an active LOW Output Enable (\overline{OE}) input. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS62C256AL/IS65C256AL is pin compatible with other 32Kx8 SRAMs in plastic SOP or TSOP (Type I) package.

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

IS65C256AL IS62C256AL



PIN CONFIGURATION 28-Pin SOP

A14 [28 🛛 VDD
A12	2	27 🗋 🚾
A7 [3	26 🗋 A13
A6 [4	25 🗋 A8
A5 [5	24 🗋 A9
A4 [6	23 🗋 A11
A3 [7	22 🗍 💽
A2 [8	21 🗋 A10
A1 [9	20 🗍 🔁
A0 [10	19 🗍 1/07
I/O0 [11	18 🗍 1/O6
I/O1 [12	17 🗍 1/05
I/O2 [13	16 🗍 1/04
GND	14	15 🗍 I/O3

PIN CONFIGURATION 28-Pin TSOP

DE 22	21 🗖 A10
A11 🗖 23	20 🗖 🖻
A9 🗖 24	19 🗖 I/O7
A8 🗖 25	18 🗖 I/O6
A13 🗖 26	17 🗖 I/O5
WE [27	16 🗖 I/O4
VDD 🗖 28 🖕	15 🗖 I/O3
A14 🗖 1	14 🗖 GND
A12 🗖 2	13 🗖 I/O2
A7 🔲 3	12 🗖 I/O1
A6 🗖 4	11 🗖 1/00
A5 🗖 5	10 🗖 A0
A4 🗖 6	9 🗖 A1
A3 🗖 7	8 🗖 A2

PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Select Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
Vdd	Power
GND	Ground

TRUTH TABLE

Mode	WE	ĈĒ	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	lcc1, lcc2
Read	Н	L	L	Dout	lcc1, lcc2
Write	L	L	Х	Din	lcc1, lcc2

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	0.5	W
Ιουτ	DC Output Current (LOW)	20	mA

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Part No.	Range	Ambient Temperature	Vdd
IS62C256AL	Commercial	0°C to +70°C	5V ± 10%
IS62C256AL	Industrial	–40°C to +85°C	5V ± 10%
IS65C256AL	Automotive	–40°C to +125°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -1.0 mA$		2.4		V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 2.1 mA$			0.4	V
Vih	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
L	Input Leakage	$GND \leq VIN \leq VDD$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	-10	10	
Ilo	Output Leakage	$GND \leq VOUT \leq VDD,$	Com.	-1	1	μA
		Outputs Disabled	Ind.	-2	2	
		-	Auto.	-10	10	

Note: 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-25	5 ns	-45	ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
Icc1	VDD Operating	VDD = Max., CE = VIL	Com.	_	15		15	mA
	Supply Current	lout = 0 mA, f = 0	Ind.	_	20	_	20	
			Auto.	—	25	—	25	
Icc2	VDD Dynamic Operating	VDD = Max., CE = VIL	Com.	_	25		20	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	30	_	25	
			Auto.	_	35	_	30	
			typ. (2)		15	1	2	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	100		100	μA
	(TTL Inputs)	VIN = VIH OF VIL	Ind.	_	120	_	120	
		$\overline{\text{CE}} \ge V_{\text{IH}}, \ f = 0$	Auto.	_	150	_	150	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	15	_	15	μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	20	_	20	
		$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	50	_	50	
		$V_{IN} \leq 0.2V, \ f=0$	typ. (2)		5		5	

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at VDD = 5.0V, TA = 25°C and not 100% tested.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Output Capacitance	Vout = 0V	10	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0V$.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-25	ns	-45	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t RC	Read Cycle Time	25		45	_	ns
taa	Address Access Time		25	_	45	ns
tона	Output Hold Time	2		2		ns
tacs	CE Access Time	_	25		45	ns
t DOE	OE Access Time	_	13	_	25	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0		0		ns
thzoe ⁽²⁾	OE to High-Z Output	0	12	0	20	ns
tLZCS ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns
tHZCS ⁽²⁾	CE to High-Z Output	0	12	0	20	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0		ns
t PD ⁽³⁾	CE to Power-Down	_	20	_	30	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2


AC TEST LOADS






AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



- Notes: 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{\text{IL}}$. 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-25	ns	-45 ns	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
twc	Write Cycle Time	25	_	45 —	ns
tscs	CE to Write End	15	_	35 —	ns
taw	Address Setup Time to Write End	15		25 —	ns
tна	Address Hold from Write End	0	_	0 —	ns
tsa	Address Setup Time	0	_	0 —	ns
tpwe1, tpwe2 ⁽⁴⁾	WE Pulse Width	15	_	25 —	ns
tsp	Data Setup to Write End	12	_	20 —	ns
thd	Data Hold from Write End	0	_	0 —	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. Tested with **OE** HIGH.

AC WAVEFORMS


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)




IS65C256AL IS62C256AL AC WAVEFORMS



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.


DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
İdr	Data Retention Current		Com. Ind.	_	_	15 20	μA
			Auto.	—	—	50	
t SDR	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc		—	ns

Note:

1. Typical Values are measured at $V_{DD} = 5V$, $T_A = 25^{\circ}C$ and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
45	IS62C256AL-45T	TSOP
	IS62C256AL-45TL	TSOP, Lead-free
	IS62C256AL-45U	Plastic SOP
	IS62C256AL-45UL	Plastic SOP, Lead-free

ORDERING INFORMATION

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
25	IS62C256AL-25TI IS62C256AL-25UI	TSOP Plastic SOP
45	IS62C256AL-45TI IS62C256AL-45TLI IS62C256AL-45UI IS62C256AL-45ULI	TSOP TSOP, Lead-free Plastic SOP Plastic SOP, Lead-free

ORDERING INFORMATION

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
25	IS65C256AL-25TA3 IS65C256AL-25TLA3 IS65C256AL-25UA3 IS65C256AL-25ULA3	TSOP TSOP, Lead-free Plastic SOP Plastic SOP, Lead-free
45	IS65C256AL-45TA3 IS65C256AL-45TLA3 IS65C256AL-45UA3 IS65C256AL-45ULA3	TSOP TSOP, Lead-free Plastic SOP Plastic SOP, Lead-free

Plastic TSOP - 28-pins Package Code: T (Type I)




Integrated Silicon Solution, Inc. PK13197T28 Rev. B 01/31/97

PACKAGING INFORMATION



330-mil Plastic SOP Package Code: U (28-pin)



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.