


PROGRAMMABLE PERIPHERAL INTERFACES

DESCRIPTION The μPD8255 and μPD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bidirectional Bus mode, (MODE 2), uses the 8 lines of Port A for a bidirectional bus, and five lines from Port C for bus control signals. The μPD8255 and μPD8255A-5 are packaged in 40 pin plastic dual-in-line packages.

- FEATURES**
- Fully Compatible with the 8080A/8085 Microprocessor Families
 - All Inputs and Outputs TTL Compatible
 - 24 Programmable I/O Pins
 - Direct Bit SET/RESET Eases Control Application Interfaces
 - 8 – 2 mA Darlington Drive Outputs for Printers and Displays (μPD8255)
 - 8 – 4 mA Darlington Drive Outputs for Printers and Displays (μPD8255A-5)
 - LSI Drastically Reduces System Package Count
 - Standard 40 Pin Dual-In-Line Plastic and Ceramic Packages

PIN CONFIGURATION



PIN NAMES

D7-D0	Data Bus (Bi-Directional)
RESET	Reset Input
CS	Chip Select
RD	Read Input
WR	Write Input
A0, A1	Port Address
PA7-PA0	Port A (Bit)
PB7-PB0	Port B (Bit)
PC7-PC0	Port C (Bit)
VCC	+5 Volts
GND	0 Volts

μ PD8255/8255A-5

FUNCTIONAL DESCRIPTION

General

The μ PD8255 and μ PD8255A-5 Programmable Peripheral Interfaces (PPI) are designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the μ PD8255 and μ PD8255A-5. The μ PD8255 and μ PD8255A-5 are functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

Data Bus Buffer

The 3-state, bidirectional, eight bit Data Bus Buffer (D₀-D₇) of the μ PD8255 and μ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D₀-D₇). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

Read/Write and Control Logic

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

Chip Select, \overline{CS} , pin 6

A Logic Low, V_{IL}, on this input enables the μ PD8255 and μ PD8255A-5 for communication with the 8080A/8085A.

Read, \overline{RD} , pin 5

A Logic Low, V_{IL}, on this input enables the μ PD8255 and μ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

Write, \overline{WR} , pin 36

A Logic Low, V_{IL}, on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

Port Select 0, A₀, pin 9

Port Select 1, A₁, pin 8

These two inputs are used in conjunction with \overline{CS} , \overline{RD} , and \overline{WR} to control the selection of one of three ports on the Control Word Register. A₀ and A₁ are usually connected to A₀ and A₁ of the processor Address Bus.

Reset, pin 35

A Logic High, V_{IH}, on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the μ PD8255 and μ PD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports.

Group I – Port A and upper Port C (PC₇-PC₄)

Group II – Port B and lower Port C (PC₃-PC₀)

While the Control Word Register can be written into, the contents cannot be read back to the processor.

Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the μ PD8255 and μ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the μ PD8255 and μ PD8255A-5 is further enhanced by special features unique to each of the ports.


Port A = An 8-bit data output latch/buffer and data input latch.

Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.

Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).

Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +125°C
All Output Voltages ①	-0.5 to +7 Volts
All Input Voltages ①	-0.5 to +7 Volts
Supply Voltages ①	-0.5 to +7 Volts

Note: ① With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

DC CHARACTERISTICS

T_a = 0°C to +70°C; V_{CC} = +5V ± 10%; V_{SS} = 0V

PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		μPD8255			μPD8255A-5				
Input Low Voltage	V _{IL}	V _{SS} -0.5		0.8	-0.5		0.8	V	
Input High Voltage	V _{IH}	2		V _{CC}	2		V _{CC}	V	
Output Low Voltage	V _{OL}			0.4			0.45	V	②
Output High Voltage	V _{OH}	2.4			2.4			V	③
Darlington Drive Current	I _{OH} ①	1	2	4	-1		-4	mA	V _{OH} = 1.5V, R _{EXT} = 750Ω
Power Supply Current	I _{CC}		40	120			120	mA	V _{CC} = +5V, Output Open
Input Leakage Current	I _{LH}			10			10	μA	V _{IN} = V _{CC}
Input Leakage Current	I _{LIL}			-10			-10	μA	V _{IN} = 0.4V
Output Leakage Current	I _{LOH}			10			±10	μA	V _{OUT} = V _{CC} ; \overline{CS} = 2.0V
Output Leakage Current	I _{LOL}			-10			-10	μA	V _{OUT} = 0.4V, \overline{CS} = 2.0V

Notes: ① Any set of eight (I8) outputs from either Port A, B, or C can source 2 mA into 1.5V for μPD8255, or 4 mA into 1.5V for μPD8255A-5

② For μPD8255: I_{OL} = 1.7 mA

For μPD8255A-5: I_{OL} = 2.5 mA for DB Port; 1.7 mA for Peripheral Ports

③ For μPD8255: I_{OH} = -100 μA for DB Port; 50 μA for Peripheral Ports.

For μPD8255A-5: I_{OH} = -400 μA for dB Port; -200 μA for Peripheral Ports.

CAPACITANCE

T_a = 25°C; V_{CC} = V_{SS} = 0V

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C _{IN}			10	pF	f _c = 1 MHz
I/O Capacitance	C _{I/O}			20	pF	Unmeasured pins returned to V _{SS}




μ PD8255/8255A-5

T_a = 0°C to +70°C; V_{CC} = +5V ± 5%; V_{SS} = 0V

AC CHARACTERISTICS



PARAMETER	SYMBOL	LIMITS				UNIT	TEST CONDITIONS
		μPD8255		μPD8255A-5			
		MIN	MAX	MIN	MAX		
READ							
Address Stable Before READ	t _{AR}	50		0		ns	
Address Stable After READ	t _{RA}	0		0		ns	
READ Pulse Width	t _{RR}	405		300		ns	
Data Valid From READ	t _{RD}		295		200	ns	8255: C _L = 100 pF 8255A-5: C _L = 150 pF
Data Float After READ	t _{DF}	10	150	10	100	ns	C _L = 100 pF C _L = 15 pF
Time Between READS and/or WRITES	t _{RV}	850		850		ns	②
WRITE							
Address Stable Before WRITE	t _{AW}	20		0		ns	
Address Stable After WRITE	t _{WA}	20		20		ns	
WRITE Pulse Width	t _{WW}	400		300		ns	
Data Valid To WRITE (L.E.)	t _{DW}	10		100		ns	
Data Valid After WRITE	t _{WD}	35		30		ns	
OTHER TIMING							
WR = 0 To Output	t _{WB}		500		350	ns	8255: C _L = 50 pF 8255A-5: C _L = 150 pF
Peripheral Data Before RD	t _{IR}	0		0		ns	
Peripheral Data After RD	t _{HR}	50		0		ns	
ACK Pulse Width	t _{AK}	500		300		ns	
STB Pulse Width	t _{ST}	350		500		ns	
Per. Data Before T.E. Of STB	t _{PS}	60		0		ns	
Per. Data After T.E. Of STB	t _{PH}	150		180		ns	
ACK = 0 To Output	t _{AD}		400		300	ns	8255: C _L = 50 pF 8255A-5: C _L = 160 pF
ACK = 0 To Output Float	t _{KD}	20	300	20	250	ns	8255: C _L = 50 pF C _L = 15 pF
WR = 1 To OBF = 0	t _{WOB}		300		650	ns	
ACK = 0 To OBF = 1	t _{AOB}		450		350	ns	
STB = 0 To IBF = 1	t _{SIB}		450		300	ns	
RD = 1 To IBF = 0	t _{RIB}		360		300	ns	8255: C _L = 50 pF
RD = 0 To INTR = 0	t _{RIT}		450		400	ns	
STB = 1 To INTR = 1	t _{SIT}		400		300	ns	8255A-5: C _L = 150 pF
ACK = 1 To INTR = 1	t _{AIT}		400		350	ns	
WR = 0 To INTR = 0	t _{WIT}		850		850	ns	

Notes: ① Period of Reset pulse must be at least 50 μs during or after power on. Subsequent Reset pulse can be 500 ns min.




TIMING WAVEFORMS MODE 0

TIMING WAVEFORMS
(CONT.)
MODE 1



MODE 2



Note: ① Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.
(INTR = IBF · MASK · \overline{STB} · \overline{RD} + \overline{OBF} · MASK · \overline{ACK} · \overline{WR})

② When the μPD8255A-5 is set to Mode 1 or 2, \overline{OBF} is reset to be high (logic 1).

μPD8255/8255A-5

The μPD8255 and μPD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.

- MODE 0 provides for basic Input and Output operations through each of the ports A, B, and C. Output data is latched and input data follows the peripheral. No "hand-shaking" strobes are needed.

16 different configurations in MODE 0

Two 8-bit ports and two 4-bit ports

Inputs are not latched

Outputs are latched

MODE 1 provides for Strobed Input and Output operations with data transferred through Port A or B and handshaking through Port C.

Two I/O Groups (I and II)

Both groups contain an 8-bit data port and a 4-bit control/data port

Both 8-bit data ports can be either Latched Input or Latched Output

MODE 2 provides for Strobed bidirectional operation using PA₀₋₇ as the bidirectional latched data bus. PC₃₋₇ is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PB₀₋₇ and PC₀₋₂ may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.

An 8-bit latched bidirectional bus port (PA₀₋₇) and a 5-bit control port (PC₃₋₇)

Both inputs and outputs are latched

An additional 8-bit input or output port with a 3-bit control port

MODES

MODE 0

MODE 1

MODE 2


INPUT OPERATION (READ)					
A ₁	A ₀	RD	WR	CS	
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B → DATA BUS
1	0	0	1	0	PORT C → DATA BUS

OUTPUT OPERATION (WRITE)					
A ₁	A ₀	RD	WR	CS	
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS → PORT B
1	0	1	0	0	DATA BUS → PORT C
1	1	1	0	0	DATA BUS → CONTROL

DISABLE FUNCTION					
A ₁	A ₀	RD	WR	CS	
X	X	X	X	1	DATA BUS → HIGH Z STATE
X	X	1	1	0	DATA BUS → HIGH Z STATE

- NOTES: ① X means "DO NOT CARE."
 ② All conditions not listed are illegal and should be avoided.


BASIC OPERATION



FORMATS


μPD8255/8255A-5

PACKAGE OUTLINE μPD8255C μPD8255AC/D-5



Plastic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
B	1.62	0.064
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
H	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
M	0.25 ^{+0.1} _{0.05}	0.010 ^{+0.004} _{0.002}



Ceramic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
B	1.62 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
H	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019