



www.ti.com

## **DUAL DIGITAL ISOLATORS**

Check for Samples: ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1

## **FEATURES**

- Qualified for Automotive Applications
- 1-Mbps and 25-Mbps Signaling Rate Options
  - Low Channel-to-Channel Output Skew:
    1 ns (Max)
  - Low Pulse-Width Distortion (PWD):1 ns (Max)
  - Low Jitter Content: 1 ns (Typ) at 150 Mbps
- 25-Year (Typ) Life at Rated Voltage (See Application Report SLLA197 and Figure 14)

- 4000-V<sub>peak</sub> Isolation, 560 V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),
    IEC 61010-1, IEC 60950-1 and CSA
    Approved
  - 50 kV/µs Typical Transient Immunity
- Operates with 3.3-V or 5-V Supplies
- 4 kV ESD Protection
- High Electromagnetic Immunity
- –40°C to 125°C Operating Free-Air Temperature Range

## **DESCRIPTION**

The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic input and output buffer separated by Tl's silicon-dioxide (SiO<sub>2</sub>) isolation barrier, providing galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received every 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The small capacitance and resulting time constant provide fast operation with signaling rates available from 0 Mbps (dc) to 25 Mbps. (1) The A-option and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).








This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


## ORDERING INFORMATION(1)

T <sub>A</sub>	SIGNALING RATE	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	1 Mbps	SOIC - D	Reel of 2500	ISO7220AQDRQ1	7220AQ
-40°C to 125°C	1 Mbps	SOIC - D	Reel of 2500	ISO7221AQDRQ1	7221AQ
	25 Mbps	SOIC - D	Reel of 2500	ISO7221CQDRQ1	7221CQ

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



## SINGLE-CHANNEL FUNCTION DIAGRAM



## **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.



www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**(1)

$V_{CC}$	Supply voltage <sup>(2)</sup>	<sup>2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		-0.5 V to 6 V		
$V_{I}$	Voltage at IN, O	UT		–0.5 V to 6 V		
Io	Output current			±15 mA		
		Human-Body Model		±4 kV		
ESD	Electrostatic discharge	Field-Induced Charged-Device Model	All pins	±1 kV		
	discriarge	Machine Model		±200 V		
TJ	Maximum junction	Maximum junction temperature				
T <sub>stg</sub>	Storage tempera	torage temperature				

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(1)</sup>	V <sub>CC1</sub> , V <sub>CC2</sub>	3		5.5	V
I <sub>OH</sub>	High-level output current				4	mA
I <sub>OL</sub>	Low-level output current		-4			mA
	Input pulse width	ISO722xA	1	0.67		μs
t <sub>ui</sub>	Input pulse width	ISO722xC	40	33		ns
4.4	Circulia e vete	ISO722xA	0	1500	1000	kbps
1/t <sub>ui</sub>	Signaling rate	ISO722xC	0	30	25	Mbps
$V_{IH}$	High-level input voltage		2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage		0		8.0	V
$T_{J}$	Operating virtual-junction temperature		-40		150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC	61000-4-9 certification			1000	A/m

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

<sup>2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.



## **ELECTRICAL CHARACTERISTICS**

V<sub>CC1</sub> and V<sub>CC2</sub> at 5 V<sup>(1)</sup>, over recommended operating conditions (unless otherwise noted)

	PARAMETER	₹		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Outrosent			1	2	
		ISO7221x	Quiescent			8.5	17	
I <sub>CC1</sub>	Supply current, V <sub>CC1</sub>	ISO7220A	4 Mb ===	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		2	3	mA
		ISO7221A	1 Mbps			10	18	
		ISO7221C	25 Mbps			12	22	
		ISO7220x	Ouissant			16	31	
		ISO7221x	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	mA
I <sub>CC2</sub>	Supply current, V <sub>CC2</sub>	ISO7220A	1 Mbps			17	32	
		ISO7221A				10	18	
		ISO7221C	25 Mbps			12	22	
V	Lligh lovel output voltage			I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.8$	4.6		<b>V</b>
V <sub>OH</sub>	High-level output voltage			$I_{OH} = -20 \mu A$ , See Figure 1	V <sub>CC</sub> - 0.1	5		V
V	Low lovel output voltage			I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage			I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
$V_{I(HYS)}$	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current			IN from 0 V to V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Low-level input current			IN from 0 V to V <sub>CC</sub>	-10			μΑ
C <sub>I</sub>	Input capacitance to ground			IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imme	unity		V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 3	25	50		kV/μs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

### **SWITCHING CHARACTERISTICS**

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay	ISO722xA	Con Figure 4	280	405	480	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722XA	See Figure 1		1	14	ns
$t_{pLH}$ , $t_{pHL}$	Propagation delay	ISO722xC	Can Figure 4	22	32	42	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722XC	See Figure 1		1	2	ns
t <sub>sk(pp)</sub> Part-to-part skew <sup>(2)</sup>	Dort to part alcour (2)	ISO722xA				180	
t <sub>sk(pp)</sub>	Part-to-part skew	ISO722xC				10	ns
	(3)	ISO722xA			3	15	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xC			0.2	1	ns
t <sub>r</sub>	Output signal rise time		See Figure 1		1		ns
t <sub>f</sub>	Output signal fall time		See Figure 1		1		ns
t <sub>fS</sub>	Failsafe output delay time from input por	wer loss	See Figure 2		3		μs

<sup>(1)</sup> Also referred to as pulse skew.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup>  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



## **ELECTRICAL CHARACTERISTICS**

 $V_{CC1} = 5 \text{ V}$ ,  $V_{CC2} = 3.3 \text{ V}^{(1)}$ , over recommended operating conditions (unless otherwise noted)

	PARAMETE	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	0	V V -= 0.V -= l==d		1	2	
		ISO7221x	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	
I <sub>CC1</sub>	Supply current, V <sub>CC1</sub>	ISO7220A	4. 1.41	V V 0 V 1 1		2	3	mA
		ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		10	18	
		ISO7221C	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		12	22	
		ISO7220x	Ouissant	V V or 0 V no load		8	18	
		ISO7221x	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
$I_{CC2}$	Supply current, V <sub>CC2</sub>	ISO7220A	1 Mhna	V V		9	19	
		ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		5	11	
		ISO7221C	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		6	12	
			ISO7220x		$V_{CC} - 0.4$			
$V_{OH}$	High-level output voltage		ISO7221x (5-V side)	I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.8			V
				$I_{OH} = -20 \mu A$ , See Figure 1	$V_{CC} - 0.1$			
V	Low lovel output voltage			I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage			I <sub>OL</sub> = 20 μA, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis					150		mV
$I_{\text{IH}}$	High-level input current			IN from 0 V to V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Low-level input current			IN from 0 V to V <sub>CC</sub>	-10			μΑ
C <sub>I</sub>	Input capacitance to ground			IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imm	unity		V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 3	15	40		kV/μs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

## **SWITCHING CHARACTERISTICS**

V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 3.3 V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{pLH}, t_{pHL}$	Propagation delay	ISO722xA	Coo Figure 4	285	410	480	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722XA	See Figure 1		1	14	ns	
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay	ISO722xC	Can Figure 4	25	36	48	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722XC	See Figure 1		1	2	ns	
sk(pp) Part-to-part skew (2)	Don't to many allows (2)	ISO722xA				180		
t <sub>sk(pp)</sub>	Рап-то-рап sкеw (-/	ISO722xC				10	ns	
	Channel-to-channel output skew (3)	ISO722xA			3	15		
t <sub>sk(o)</sub>	Channel-to-channel output skew	ISO722xC			0.2	1	ns	
t <sub>r</sub>	Output signal rise time	·	See Figure 1		2			
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns	
t <sub>fs</sub>	Failsafe output delay time from input po	wer loss	See Figure 2		3		μs	

<sup>(1)</sup> Also referred to as pulse skew.

t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

# TEXAS INSTRUMENTS

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC1} = 3.3 \text{ V}, V_{CC2} = 5 \text{ V}^{(1)}, \text{ over recommended operating conditions (unless otherwise noted)}$ 

	PARAME	TER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Quiescent			0.6	1	
		ISO7221x	Quiescent			4.3	9.5	
I <sub>CC1</sub>	Supply current, V <sub>CC1</sub>	ISO7220A	4 Mbpo	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		1	2	mA
		ISO7221A	1 Mbps			5	11	
		ISO7221C	25 Mbps			6	12	
		ISO7220x	Quiescent			16	31	
		ISO7221x	Quiescent			8.5	17	
I <sub>CC2</sub>	Supply current, V <sub>CC2</sub>	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		18	32	mA
		ISO7221A	1 IVIDPS			10	18	
		ISO7221C	25 Mbps			12	22	
			ISO7220x		$V_{CC} - 0.8$			
$V_{OH}$	High-level output voltage		ISO7221x (3.3-V side)	I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4			٧
				$I_{OH} = -20 \mu A$ , See Figure 1	$V_{CC} - 0.1$			
\/	Low-level output voltage			IOL = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage			IOL = 20 μA, See Figure 1		0	0.1	٧
V <sub>I(HYS)</sub>	Input threshold voltage hys	teresis				150		mV
I <sub>IH</sub>	High-level input current			IN from 0 V or V <sub>CC</sub>			10	μA
I <sub>IL</sub>	Low-level input current			IN from 0 V or V <sub>CC</sub>	-10			μA
C <sub>I</sub>	Input capacitance to ground			IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient in	nmunity		V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 3	15	40		kV/µs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = 3.3 \text{ V}$ ,  $V_{CC2} = 5 \text{ V}$ , over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay	10072244	Coo Figure 4	285	395	480	ns	
PWD	Pulse-width distortion  t <sub>pHL</sub> - t <sub>pLH</sub>   <sup>(1)</sup>	ISO722xA	See Figure 1		1	18	ns	
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay	10072240	Coo Figure 4	24	36	48	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xC	See Figure 1		1	3	ns	
	Don't to mark allows (2)	ISO722xA				190		
t <sub>sk(pp)</sub>	Part-to-part skew (2)	ISO722xC				10	ns	
	2) (2)	ISO722xA			3	15		
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xC			0.2	1	ns	
t <sub>r</sub>	Output signal rise time		See Figure 1		1		ns	
t <sub>f</sub>	Output signal fall time		See Figure 1		1		ns	
t <sub>fs</sub>	Failsafe output delay time from input por	wer loss	See Figure 2		3		μs	

<sup>(1)</sup> Also referred to as pulse skew.

t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



## **ELECTRICAL CHARACTERISTICS**

 $V_{CC1} = V_{CC2} = 3.3 \text{ V}^{(1)}$ , over recommended operating conditions (unless otherwise noted)

	PARAMETE	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Ouisseent			0.6	1	
		ISO7221x	Quiescent			4.3	9.5	
I <sub>CC1</sub>	Supply current, V <sub>CC1</sub>	ISO7220A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		1	2	mA
		ISO7221A	1 Mbps			5	11	
		ISO7221C	25 Mbps			6	12	
		ISO7220x	Quiescent			8	18	
		ISO7221x	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
I <sub>CC2</sub>	Supply current, V <sub>CC2</sub>	ISO7220A	1 Mbps			9	19	
		ISO7221A				5	11	
		ISO7221C	25 Mbps			6	12	
\/	High level autout valtage			I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$	3		V
V <sub>OH</sub>	r light-level output voltage	High-level output voltage			$V_{CC} - 0.1$	3.3		V
V	Low-level output voltage			I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage			I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	
$V_{I(HYS)}$	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current			IN from 0 V or V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Low-level input current			IN from 0 V or V <sub>CC</sub>	-10			μΑ
C <sub>I</sub>	Input capacitance to ground			IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imm	unity		V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 3	15	40		kV/µs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

### **SWITCHING CHARACTERISTICS**

 $V_{CC1} = V_{CC2} = 3.3 \text{ V}$ , over recommended operating conditions (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay	ISO722xA	Con Figure 4	290	400	485	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722XA	See Figure 1		1	18	ns	
$t_{pLH}$ , $t_{pHL}$	Propagation delay	ISO722xC	See Figure 1	25	40	52	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	130722XC	See Figure 1		1	3	ns	
	Dort to part alcow(2)	ISO722xA				190		
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>	ISO722xC				10	ns	
	Channel-to-channel output skew (3)	ISO722xA			3	15		
t <sub>sk(o)</sub>	Channel-to-channel output skew	ISO722xC		0		1	ns	
t <sub>r</sub>	Output signal rise time		See Figure 1		2		ns	
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns	
t <sub>fS</sub>	Failsafe output delay time from input por	wer loss	See Figure 2		3		μs	

<sup>(1)</sup> Also referred to as pulse skew.

t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

#### PARAMETER MEASUREMENT INFORMATION




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle,  $t_r$  ≤ 3 ns,  $t_r$  ≤ 3 ns,  $t_r$  ≤ 3 ns,  $t_r$  = 3 ns,  $t_r$  = 3 ns,  $t_r$  = 50 Ω.
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms




A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 3. Common-Mode Transient Immunity Test Circuit



NOTE: PRBS bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps.

Figure 4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



#### **DEVICE INFORMATION**

### IEC PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4.8			mm	
L(I02)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	SOIC-8	4.3			mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112 / VDE 0303 Part 1	≥175			٧	
	Minimum internal gap (internal clearance)	Distance through the insulation	0.008			mm	
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of tied together creating a two-terminal device, $T_A$ < 10			>10 <sup>12</sup>		Ω
		Input to output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le T_{A} \le \text{max}$		>10 <sup>11</sup>		Ω	
C <sub>IO</sub>	Barrier capacitance input to output	V <sub>I</sub> = 0.4 sin (4E6πt)		1		pF	
C <sub>I</sub>	Input capacitance to ground	$V_{I} = 0.4 \sin (4E6\pi t)$ 1					pF

**NOTE**: Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the *Isolation Glossary*. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

## **IEC 60664-1 RATINGS TABLE**


PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111
	Rated mains voltage ≤400 VRMS	1-11

## IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

PARAMETER		PARAMETER TEST CONDITIONS			
$V_{IORM}$	Maximum working insulation voltage		560	V	
V <sub>PR</sub>	Input to output test voltage	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100% Production test with t = 1 s, Partial discharge <5 pC	1050	V	
V <sub>IOTM</sub>	Transient overvoltage	t = 60 s	4000	V	
R <sub>S</sub>	Insulation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω	
	Pollution degree		2		

(1) Climatic Classification 40/125/21

## **DEVICE I/O SCHEMATICS**



### IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER TEST CONDITIONS				MAX	UNIT
	Safety input, output, or	SOIC-8	$\theta_{JA} = 212$ °C/W, $V_I = 5.5$ V, $T_J = 170$ °C, $T_A = 25$ °C		124	~ ~
IS	supply current	SOIC-8	$\theta_{JA} = 212$ °C/W, $V_I = 3.6$ V, $T_J = 170$ °C, $T_A = 25$ °C		190	mA
Ts	Maximum case temperature	SOIC-8			150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



## **SOIC-8 PACKAGE THERMAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
O lunction to air the arread registers as		Low-K thermal resistance <sup>(1)</sup>	212			0000
$\theta_{JA}$	Junction-to-air thermal resistance	High-K thermal resistance		122		°C/W
$\theta_{JB}$	Junction-to-board thermal resistance			37		°C/W
$\theta_{\text{JC}}$	Junction-to-case thermal resistance			69.1		°C/W

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.




Figure 5. SOIC-8  $\theta_{\text{JC}}$  THERMAL DERATING CURVE per IEC 60747-5-2

## **DEVICE FUNCTION TABLE**


Table 1. ISO7220x or ISO7221x<sup>(1)</sup>

INPUT SIDE V <sub>CC</sub>	OUTPUT SIDE V <sub>CC</sub>	INPUT IN	OUTPUT OUT
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	Х	Н

(1) PU = Powered up( $Vcc \ge 3.0 \text{ V}$ ), PD = Powered down ( $Vcc \le 2.5 \text{ V}$ ), X = Irrelevant, H = High level, L = Low level



## **TYPICAL CHARACTERISTIC CURVES**



## 5-V RMS SUPPLY CURRENT vs SIGNALING RATE (Mbps)





Figure 7.

## ISO722xA AND ISO722xC INPUT VOLTAGE LOW-TO-HIGH SWITCHING THRESHOLD



V<sub>CC</sub> FAILSAFE THRESHOLD vs





Figure 9.




## TYPICAL CHARACTERISTIC CURVES (continued)

## HIGH-LEVEL OUTPUT CURRENT

#### vs HIGH-LEVEL OUTPUT VOLTAGE



## LOW-LEVEL OUTPUT CURRENT








Figure 11.



## **APPLICATION INFORMATION**

## **Typical Applications**




Figure 12. Typical ISO7220 Application Circuit




Figure 13. Typical ISO7221 Application Circuit





Figure 14. Time-Dependent Dielectric Breakdown Test Results




#### ISOLATION GLOSSARY

**Creepage Distance** — The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



**Clearance** — The shortest distance between two conductive input to output leads measured through air (line of sight).



**Input-to Output Barrier Capacitance** — The total capacitance between all input terminals connected together, and all output terminals connected together.

**Input-to Output Barrier Resistance** — The total resistance between all input terminals connected together, and all output terminals connected together.

**Primary Circuit** — An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

**Secondary Circuit** — A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.



#### Insulation:

Operational insulation — Insulation needed for the correct operation of the equipment.

Basic insulation — Insulation to provide basic protection against electric shock.

Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation — Insulation comprising both basic and supplementary insulation.

Reinforced insulation — A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

## **Pollution Degree:**

Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.


Pollution Degree 4 - Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

## **Installation Category:**

Overvoltage Category — This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.

- I: Signal Level Special equipment or parts of equipment.
- II: Local Level Portable equipment etc.
- III: Distribution Level Fixed installation
- IV: Primary Supply Level Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.







## **REVISION HISTORY**

CI	hanges from Revision B (March 2010) to Revision C	Pag	e
•	Added storage temperature to Abs Max table.		3

22-May-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ISO7220AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
ISO7221AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
ISO7221CQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1:

Catalog: ISO7220A, ISO7221A, ISO7221C





22-May-2012

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

## TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**



## **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221CQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

7 III GITTIOTOTOTO GEO TIOTTIITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7220AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221CQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>