1048576-BIT(65536-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION


The Mitsubishi M5M27C102K is a high-speed 1048576-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C102K is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in DIP with a transparent lid.


FEATURES

- 65536 word × 16 bit organization
- Access time M5M27C102K-12-------120ns (max.)
 M5M27C102K-15---------150ns (max.)
- Two line control OE, CE
- Single 5V power supply (read operation)
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 40 pin DIP
- Word programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment







1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

FUNCTION

Read

Set the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ terminals to the read mode (low level). Low level input to $\overline{\text{CE}}$ and $\overline{\text{OE}}$ and address signals to the address inputs (Ao \sim A15) make the data contents of the designated address location available at the data input/output (Do \sim D15). When the $\overline{\text{CE}}$ or $\overline{\text{OE}}$ signal is high, data input/output are in a floating state.

When the CE signal is high, the device is in the standby mode or power-down mode.

Programming

(Word programming algorithm)

The M5M27C102K enters the byte programming mode when 12.5V is supplied to the VPP power supply input, \overline{CE} is at low level and \overline{OE} is at high level. A location is designated by address signals (Ao \sim A15), and the data to be programmed must be applied at 16-bits in parallel to the data inputs (Do \sim D15). In this state, word programming is completed when \overline{PGM} is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C102K allows 2 works of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is, A1 through A1s must not change. At first, the M5M27C102K enters the page data latch mode when VPP = 12.5V, $\overline{CE} = "H"$, $\overline{OE} = "L"$ and $\overline{PGM} = "H"$.

A first and second locations in same page are designated by address signals ($A_0 \sim A_{15}$), and the data to be programmed must be applied to each location at 16-bits in parallel to the data inputs ($D_0 \sim D_{15}$). In this state, the data (2 words) latch is completed. Then the M5M27C102K enters the page programming mode when $\overline{OE} =$ "H". In this state, page (2 words) programming is completed when $\overline{PGM} =$ "L".

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately 15W·sec/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Mode Pins	₹ (2)	ŎĒ (20)	PGM (39)	VPP (1)	Vcc (40)	Data I/O (3~10, 12~19)
Read	ViL	VIL	X*	5٧	5∨	Data out
Output disable	VIL	ViH	X*	5V	5V	Floating
Stand-by (Power down)	VIH	X*	x*	5∨	5V	Floating
Word program	VIL	ViH	VIL	12.5V	6V	Data in
Program verify	ViL	VIL	ViH	12.5V	6V	Data out
Page data latch	ViH	VIL	ViH	12.5V	6V	Data in
Page program	ViH	ViH	VIL	12.5V	6V	Floating
	VIL	VIL	VIL	12.5V	6V	
Program inhibit	VIL	ViH	ViH	12.5V	6V	
Trogram imibit	ViH	VIL	VIL	12.5V	6V	Floating
	ViH	VIH	ViH	12.5V	6V	7

^{*:} X can be either VIL or VIH.



1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Test condition	Ratings	Unit
VII	All input or output voltage except VPP · A9		- 0.6~7	٧
V ₁₂	VPP supply voltage	With respect to Ground	- 0.6~14.0	٧
Vi3	As supply voltage		- 0.6~13.5	V
Topr	Operating temperature		- 10~80	೪
Tstg	Storage temperature		- 65~125	೪

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70$ °C, $V_{CC} = 5V \pm 10$ %, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	raranteter	rest conditions	Min	Тур	Max	Unit
lu	Input leakage current	VIN = 0~VCC	'		10	μΑ
lLO	Output leakage current	Vout = 0~Vcc			10	μА
IPP1	VPP current read/stand-by	$V_{PP} = 5.5V$		1	100	μА
Is _{B1}	Vcc current stand-by	ČĒ = VIH			1	mA
ISB2	vcc current stand-by	CE = Vcc		1	100	μА
loci	Vcc current Active	$\overline{CE} = \overline{OE} = V_{IL}, DC, lout = 0mA$			50	mA
Icc2	vcc carrent Active	\overline{CE} = V _{IL} , f = 8.3MHz, lout = 0mA			50	mA
VIL	Input low voltage		- 0.1		0.8	٧
ViH	Input high voltage		2.0		Vcc + 1	٧
Vol	Output low voltage	Ioi. = 2.1 mA			0.45	٧
Vон	Output high voltage	Іон ≕ − 400 μ А	2.4	-		٧


Note 2: Typical values are at $Ta = 25 \, ^{\circ}\text{C}$ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70 \, \%$, $V_{CC} = 5V \pm 10 \, \%$, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	M5M27C	102K-12	M5M27C	102K-15	Unit
			Min	Max	Min	Max	
ta (AD)	Address to output delay	CE = OE = VIL		120		150	ns
ta (CE)	CE output delay	OE = VIL		120		150	ns
ta (OE)	Output enable to output delay	CE = VIL		60		60	ns
tor	Output enable high to output float	CE = VIL	0	50	0	50	ns
tон	Output hold from CE, OE or address		0		0		ns

Note 3: VCC must be applied simultaneously VPP and removed simultaneously VPP.


AC WAVEFORMS



Test conditions for A.C. characteristics Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$ Input rise and fall times: ≤ 20 ns Reference voltage at timing measurement: Input, Output

"L" = 0.8V, "H" = 2V.

Output load: 1TTL gate + CL (= 100pF)



1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CAPACITANCE

Symbol	Parameter	Test conditions		11-2		
.,		Test conditions	Min	Тур	Max	Unit
Cin	Input capacitance (Address, CE, OE, PGM)	Ta = 25 ℃,f = 1MHz,Vi = Vo = 0V			15	pF
Соит	Output capacitance	1a - 25 C,1 - 1MHz,VI - V0 - UV			15	ρF

PROGRAM OPERATION WORD PROGRAMMING ALGORITHM

First set Vcc = 6V, Vpp = 12.5V and then set an address to first address to be programmed. After applying 0.2ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with Vcc = Vpp = 5V.

DC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, ^{\circ}$ C, Vcc = $6V \pm 0.25V$, VpP = $12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Symbol	I alameter	rest conditions	Min	Тур	Max	Unit	
lLi .	Input leakage current	VIN = 0~VCC			10	μА	
Vol	Output low voltage (verify)	loL = 2.1mA			0.45	V	
Voн	Output high voltage (verify)	Ioн = - 400 µ A	2.4		T 1	V	
VIL	Input low voltage		- 0.1		0.8	٧	
ViH	Input high voltage		2.0		Vcc	V	
Icc	Vcc supply current				50	mA	
IPP	VPP supply current	CE = PGM = VIL			50	mA	


AC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, ^{\circ}\text{C}$, Vcc = $6\text{V} \pm 0.25\text{V}$, Vpp = $12.5\text{V} \pm 0.3\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		11.5
Зуппоот	Faranietei	rest conditions	Min	Тур	Max	Unit
tas	Address setup time		2			μs
toes	OE set up time		2			μs
tos	Data setup time		2			μs
tah	Address hold time		0			μs
tон	Data hold time		2			μs
t DFP	Chip enable to output float delay		0		130	ns
tvcs	Vcc setup time		2		"	μs
tvps	VPP setup time		2			μs
tpw	PGM initial program pulse width	-	0.19	0.2	0.21	ms
topw	PGM over program pulse width		0.19		5.25	ms
tces	CE setup time		2	-		μs
t oE	Data valid from OE	·			150	ns

Note 4: VCC must be applied simultaneously VPP and removed simultaneously VPP.



1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM




1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set Vcc = 6V, VPP = 12.5V and then set an address to first page address to be programmed. After data of 2 words are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse – then – verify routines until each output data is verified correctly or twenty five of these pulse – then – verify routines have been completed.

The programmer also maintains its total number of 0.2ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

PAGE PROGRAMMING ALGORITHM FLOW CHART





1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = 6V ± 0.25V, VPP = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Paramatas	Total conditions		Unit		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
lu	Input leakage current	VIN = 0~VCC			10	μ
Vol	Output low voltage (verify)	loL = 2.1mA			0.45	<
Vон	Output high voltage (verify)	Іон = − 400 μ А	2.4			٧
VIL	Input low voltage		- 0.1		0.8	V
ViH	Input high voltage		2.0		Vcc	<
lcc	Vcc supply current				50	mA
lpp	VPP supply current	PGM = ViL			100	mA


AC ELECTRICAL CHARACTERISTICS ($Ta = 25 \pm 5 \, ^{\circ}\text{C}$, $Vcc = 6V \pm 0.25V$, $VPP = 12.5V \pm 0.3V$, unless otherwise noted)

Cumph al	Parameter	Took anadisinan		Unit		
Symbol	rarameter	Test conditions	Min	Тур	Max	Unit
tas	Address setup time		2			μs
toes	OE setup time		2			μs
tos	Data setup time		2			μ
tан	Address hold time		0			μs
t AHL	Address floid time		2			μs
t DH	Data hold time		2			μs
tDFP	OE to output float delay		0		130	ns
tvcs	Vcc setup time		2			μs
tvps	VPP setup time		2			μs
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms
topw	PGM over program pulse width		0.19		5.25	ms
tces	CE setup time		2			μs
t oe	Data valid from OE		0		150	ns
tLW	Data latch time		1			μs
t PGMS	PGM setup time		2			μς
t CEH	CE hold time		2			μs
toeh	OE hold time		2			μs

Note 5: VCC must be applied simultaneously VPP and removed simultaneously VPP.

1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

AC WAVEFORMS



Test condition for A.C characteristics
Input voltage: V_{IL} = 0.45V, V_{IH} = 2.4V
Input rise and fall time: (10 %~90 %): ≦ 20ns
Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V.

1048576-BIT(65536-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C102K DEVICE IDENTIFIER CODE

Pins	Ao	D15	D14	D13	D12	D11	D10	Рe	Dв	D7	D ₆	D ₅	D4	Dз	D ₂	Dı	Do	Hex
Code	(21)	(3)	(4)	(5)	(6)	(7)	(8)	(9)	(10)	(12)	(13)	(14)	(15)	(16)	(17)	(18)	(19)	Data
Manufacturer code	VIL	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	001C
Device code	VIH	0	0	0	0	0	0	0	0	1	0	0	0	Ö	1	0	1	0085

Note 6: A9 = 12.0V ± 0.5V A1~A8, A10~A15, ČĒ, ŌĒ = VIL, PGM = VIH VCC = VPP = 5V ± 10%