

## MM74C Series CMOS

Functionally equivalent to Standard 74 Series  
Pin compatible with Standard 74 Series.  
Dissipation typically 10 nanowatts per gate

### GENERAL DESCRIPTION

Employing complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N and P channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.



See outline drawings Nos. 109, 111 and 114 for physical dimensions.

### FEATURES

Wide supply voltage range	3V to 15V
Guaranteed noise margin	1V
High noise immunity	0.45 $V_{CC}$ typ
Lower power TTL compatible drives	2 x 74L loads

### APPLICATIONS

Automotive  
Instrumentation  
Alarm systems  
Remote metering.  
Data terminals  
Medical electronics  
Industrial controls  
Computers



MANUFACTURER'S CURRENT LIST PRICES ARE ALWAYS CHARGED

## TYPICAL GATE CHARACTERISTICS

Given below are details of a representative function (the MM74 COON)

### ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin (Note 1)	-0.3V to +V <sub>CC</sub> + 0.3V	Package Dissipation	500mW
Operating Temperature	0°C to +70°C	Lead Temperature (Soldering, 10 sec)	300°C
Storage Temperature	-65°C to +150°C	Operating V <sub>CC</sub> Range	+3V to +15V

### ELECTRICAL CHARACTERISTICS

Min./Max. limits apply across the guaranteed temperature range unless otherwise specified.

Parameter	Conditions	Min.	Typ.	Max.	Units
<b>CMOS to CMOS</b>					
Logical "1" Input Voltage V <sub>IN</sub> (1)	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10.0V	3.5 8.0			V
Logical "0" Input Voltage V <sub>IN</sub> (0)	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10.0V		1.5 2.0		V
Logical "1" Output Voltage V <sub>OUT</sub> (1)	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 1.5, I <sub>O</sub> = -10 μA V <sub>CC</sub> = 10.0V, V <sub>IN</sub> = 7.0, I <sub>O</sub> = -10 μA	4.5 9.0			V
Logical "0" Output Voltage V <sub>OUT</sub> (0)	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 3.5, I <sub>O</sub> = 10 μA V <sub>CC</sub> = 10.0V, V <sub>IN</sub> = 8.0, I <sub>O</sub> = 10 μA			0.5 1.0	V
Logical "1" Input Current I <sub>IN</sub> (1)	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V			1	μA
Logical "0" Input Current I <sub>IN</sub> (0)	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1			μA
Output Short Circuit Current I <sub>OS</sub> (1) (Note 2)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0, V <sub>O</sub> = 0 V <sub>CC</sub> = 11.0V, V <sub>IN</sub> = 0, V <sub>O</sub> = 0	1 7.5		6 30	mA
Output Short Circuit Current I <sub>OS</sub> (0) (Note 2)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = V <sub>O</sub> = V <sub>CC</sub> V <sub>CC</sub> = 11.0V, V <sub>IN</sub> = V <sub>O</sub> = V <sub>CC</sub>	1.5 10		10 40	mA
Supply Current I <sub>CC</sub>	V <sub>CC</sub> = 15V			1	μA
Propagation Delay Time to a Logical "0" t <sub>pd0</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C V <sub>CC</sub> = 10.0V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C		50 25	90 60	ns
Propagation Delay Time to a Logical "1" t <sub>pd1</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C V <sub>CC</sub> = 10.0V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C		50 30	90 60	ns
<b>LOW POWER TTL to CMOS</b>					
Logical "1" Input Voltage V <sub>IN</sub> (1)	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
Logical "0" Input Voltage V <sub>IN</sub> (0)	V <sub>CC</sub> = 4.75V			0.8	V
Logical "1" Output Voltage V <sub>OUT</sub> (1)	V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -10 μA	4.4			V
Logical "0" Output Voltage V <sub>OUT</sub> (0)	V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 10 μA			0.8	V
Propagation Delay Time to a Logical "0" t <sub>pd(0)</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 15 pF, T <sub>A</sub> = 25°C		125		ns
Propagation Delay Time to a Logical "1" t <sub>pd(1)</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 15 pF, T <sub>A</sub> = 25°C		125		ns
<b>CMOS to Low Power TTL (tenth power)</b>					
Logical "1" Input Voltage V <sub>IN</sub> (1)	V <sub>CC</sub> = 4.75V	4.0			V
Logical "0" Input Voltage V <sub>IN</sub> (0)	V <sub>CC</sub> = 4.75V			1.0	V
Logical "1" Output Voltage V <sub>OUT</sub> (1)	V <sub>CC</sub> = 4.75V, V <sub>IN</sub> = 0.8, I <sub>O</sub> = -100 μA	2.4			V
Logical "0" Output Voltage V <sub>OUT</sub> (0)	V <sub>CC</sub> = 4.75V, V <sub>IN</sub> = 4.0, I <sub>O</sub> = 360 μA			0.4	V
Propagation Time to a Logical "0" t <sub>pd(0)</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 20k, T <sub>A</sub> = 25°C		60		ns
Propagation Time to a Logical "1" t <sub>pd(1)</sub>	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 20k, T <sub>A</sub> = 25°C		45		ns



**Note 1:** These devices should not be connected under power on conditions.

**Note 2:** Only one output at a time may be shorted.



Continued on next page

## switching time waveforms and ac test circuits



### CMOS to CMOS



### TTL to CMOS



### CMOS to low power TTL



MANUFACTURER'S CURRENT LIST PRICES ARE ALWAYS CHARGED

## MM74C Series CMOS


REFERENCE TABLE. See outline drawings Nos. 109, 111 and 114 for physical dimensions.

Code	Function	Stock No.	Connection Diagram No.
MM74C00N	Quad 2-input NAND Gate	<b>33233R</b>	B1
MM74C02N	Quad 2-input NOR Gate	<b>33234G</b>	B3
MM74C04N	Hex Inverter	<b>33235E</b>	B5
MM74C08N	Quad 2-input AND Gate	<b>34685C</b>	B9
MM74C10N	Triple 3-input NAND Gate	<b>33236C</b>	B11
MM74C20N	Dual 4-input NAND Gate	<b>33237A</b>	B19
MM74C30N	8-input NAND Gate	<b>34686A</b>	B26
MM74C42N	BCD-To-Decimal Decoder	<b>33238X</b>	B33
MM74C73N	Dual J-K Master-Slave Flip-Flop	<b>33239H</b>	B54
MM74C74N	Dual "D" Flip-Flop	<b>33240X</b>	B55
MM74C76N	Dual J-K Master-Slave Flip-Flop	<b>33241R</b>	B57
MM74C83N	4-Bit Binary Full Adder	<b>34687X</b>	B62
MM74C85N	4-Bit Magnitude Comparator	<b>34688H</b>	B64
MM74C86N	Quad 2-input EXCLUSIVE-OR Gate	<b>34689F</b>	B65
MM74C89N	64-Bit TRI-STATE random access read/write memory	<b>34690R</b>	B67
MM74C95N	4-Bit Parallel-In/Parallel-Out Shift Register	<b>33242G</b>	B73
MM74C107N	Dual J-K Master-Slave Flip-Flop	<b>33243E</b>	B80
MM74C123N	Retriggerable Monostable Multivibrator	<b>33244C</b>	B89
MM74C151N	8-Bit Data Selections/MUX with Strobe	<b>33245A</b>	B103
MM74C154N	4 to 16 Line Decoder Demultiplexer	<b>33246X</b>	B106
MM74C157N	Quad 2 Line to 1 Line Multiplexer	<b>33419X</b>	B109
MM74C160N	Synchronous Decade Counter	<b>33247H</b>	B111
MM74C161N	Synchronous 4-Bit Binary Counter	<b>33248F</b>	B112
MM74C162N	Fully Synchronous Decade Counter	<b>33249D</b>	B113
MM74C163N	Fully Synchronous 4-Bit Binary Counter	<b>33250G</b>	B114
MM74C164N	8-Bit Parallel-Out Shift Register	<b>33251E</b>	B115
MM74C165N	Parallel-Load 8-Bit Shift Register	<b>33252C</b>	B116
MM74C173N	Quad Latch	<b>33254X</b>	B120
MM74C174N	Hex D Flip-Flop	<b>34691G</b>	B121
MM74C192N	Synchronous Up/Down Decade Counter	<b>33255H</b>	B134
MM74C193N	Synchronous Up/Down 4-Bit Binary Counter	<b>33256F</b>	B135
MM74C195N	4-Bit Parallel-Access Shift Register	<b>33257D</b>	B137
*MM74C200N	256-BIT RAM	<b>33258B</b>	B142


\*NOTE: These are new products—check on availability with our sales desk.

PLEASE QUOTE STOCK NO. AND MANUFACTURER'S CODE WHEN ORDERING


B109 **SN74157N**  
**SN74S157N/SN74C157N**  
Quad 2-input data selector




B112 **SN74161N**  
**SN74S161N/SN74C161N**  
Synchronous binary counter




B110 **SN74S158N**  
Quad 2-input data selector




B113 **SN74162N**  
**SN74C162N**  
Fully Synchronous decade counter



B111 **SN74160N**  
**SN74C160N**  
Synchronous decade counter



B114 **SN74163N**  
**SN74C163N**  
Fully Synchronous binary counter



7