



MOTOROLA

MC14560B

NBCD ADDER

The MC14560B adds two 4-bit numbers in NBCD (natural binary coded decimal) format, resulting in sum and carry outputs in NBCD code.

This device can also subtract when one set of inputs is complemented with a 9's Complementer (MC14561B).

All inputs and outputs are active high. The carry input for the least significant digit is connected to V_{SS} for no carry in.

- Quiescent Current = 5.0 nA/package typical @ 5 Vdc
 - Noise Immunity = 45% of V_{DD} typical
 - Diode Protection on All Inputs
 - Single Supply Operation – Positive or Negative
 - Fanout > 50
 - Input Impedance = 10¹² ohms typical
 - Supply Voltage Range = 3.0 Vdc to 18 Vdc
 - Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

MAXIMUM RATINGS (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to +18	Vdc
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range - AL Device CL, CP Device	T _A	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE²

INPUT									OUTPUT				
A4	A3	A2	A1	B4	B3	B2	B1	C _{in}	C _{out}	S4	S3	S2	S1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	1	0	0	0	0	1	1	0	0	0	1	1	1
0	1	0	0	0	0	1	1	1	0	1	0	0	0
0	1	1	1	0	1	0	0	0	1	0	0	0	1
0	1	1	1	0	1	0	0	1	1	0	0	1	0
1	0	0	0	0	1	0	1	0	1	0	0	1	1
0	1	1	0	1	0	0	0	0	1	0	1	0	0
1	0	0	1	1	0	0	1	1	1	1	0	0	1


Use of truth table to show logic operation for representative input values.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

NBCD ADDER




L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648

ORDERING INFORMATION

MC14XXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range

BLOCK DIAGRAM



V_{DD} = Pin 16
V_{SS} = Pin 8

MC14560B

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage** (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	-1.2	—	-1.0	-1.7	—	-0.7	
			5.0	-0.25	—	-0.2	-0.36	—	-0.14	
			10	-0.62	—	-0.5	-0.9	—	-0.35	
			15	-1.8	—	-1.5	-3.5	—	-1.1	
	Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	μAdc
			10	1.6	—	1.3	2.25	—	0.9	
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	-1.0	—	-0.8	-1.7	—	-0.6	
			5.0	-0.2	—	-0.16	-0.36	—	-0.12	
			10	-0.5	—	-0.4	-0.9	—	-0.3	
			15	-1.4	—	-1.2	-3.5	—	-1.0	
	Sink	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	μAdc
			10	1.3	—	1.1	2.25	—	0.9	
			15	3.6	—	3.0	8.8	—	2.4	
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	PF
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
		10	—	10	—	0.010	10	—	300	
		15	—	20	—	0.015	20	—	600	
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	20	—	0.005	20	—	150	μAdc
		10	—	40	—	0.010	40	—	300	
		15	—	80	—	0.015	80	—	600	
Total Supply Current*** (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (1.68 μA/kHz) f + I _{DD} I _T = (3.35 μA/kHz) f + I _{DD} I _T = (5.03 μA/kHz) f + I _{DD}							
		10								
		15								

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.

Thigh = +125°C for AL Device, +85°C for CL/CP Device.

=Noise immunity specified for worst-case input combination

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V_{DD} = 5.0 Vdc

2.0 Vdc min @ V_{DD} = 10 Vdc

2.5 Vdc min @ V_{DD} = 15 Vdc

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 5 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in Vdc, and f in kHz is input frequency.

**The formulas given are for the typical characteristics only at 25°C.

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

MC14560B

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ	Max	Unit
Output Rise Time	t _{TLH}					
$t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$		5.0	—	180	360	ns
$t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$		10	—	90	180	
$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$		15	—	65	130	
Output Fall Time	t _{THL}					
$t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		5.0	—	100	200	ns
$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	—	50	100	
$t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time:						
A or B to S	t _{PLH} , t _{PHL}					
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 665 \text{ ns}$		5.0	—	750	2100	ns
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 297 \text{ ns}$		10	—	330	900	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 195 \text{ ns}$		15	—	220	675	
A or B to C _{out}						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 565 \text{ ns}$		5.0	—	650	1800	ns
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	230	600	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 145 \text{ ns}$		15	—	170	450	
C _{in} to C _{out}						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 465 \text{ ns}$		5.0	—	550	1500	ns
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 187 \text{ ns}$		10	—	220	600	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 135 \text{ ns}$		15	—	160	450	
Turn-Off Delay Time	t _{PLH}					
C _{in} to S						
$t_{PLH} = (1.7 \text{ ns/pF}) C_L + 715 \text{ ns}$		5.0	—	800	2250	ns
$t_{PLH} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	350	975	
$t_{PLH} = (0.5 \text{ ns/pF}) C_L + 215 \text{ ns}$		15	—	240	750	
Turn-On Delay Time	t _{PHL}					
C _{in} to S						
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 565 \text{ ns}$		5.0	—	650	1800	ns
$t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	230	600	
$t_{PHL} = (0.5 \text{ ns/pF}) C_L + 145 \text{ ns}$		15	—	170	450	

* The formula given is for the typical characteristics only.

FIGURE 1 – POWER DISSIPATION WAVEFORMS





FIGURE 2 – SWITCHING TIME WAVEFORMS



MC14560B

FUNCTIONAL EQUIVALENT LOGIC DIAGRAM




FIGURE 3 - PARALLEL ADD/SUBTRACT CIRCUIT

