

## CD4532B Types

### CMOS 8-Bit Priority Encoder

#### High-Voltage Types (20-Volt Rating)

The RCA-CD4532B consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input E<sub>I</sub> is low. When E<sub>I</sub> is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (E<sub>O</sub>) is high when no priority inputs are present. If any one input is high, E<sub>O</sub> is low and all cascaded lower-order stages are disabled.


The CD4532B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

#### Features:

- Converts from 1 of 8 to binary
- Provides cascading feature to handle any number of inputs
- Group select indicates one or more priority inputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package temperature range;
- 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range):
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at V<sub>DD</sub> = 10 V
  - 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Priority encoder
- Binary or BCD encoder (keyboard encoding)
- Floating point arithmetic




#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	Min.	Max.	Units
Supply Voltage Range (for T <sub>A</sub> = Full Package Temp. Range)	3	18	V

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage referenced to V <sub>SS</sub> Terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P <sub>D</sub> ):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	100 mW
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):	
PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	+265°C
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.	+265°C



TERMINAL ASSIGNMENT




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

## CD4532B Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								UNITS	
				Values at -55, +25, +125 Apply to D, F, K, H Packages				+25					
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	Min.	Typ.	Max.			
Quiescent Device Current, I <sub>DD</sub> Max.	-	0.5	5	5	5	150	150	-	0.04	5	μA		
	-	0.10	10	10	10	300	300	-	0.04	10			
	-	0.15	15	20	20	600	600	-	0.04	20			
	-	0.20	20	100	100	3000	3000	-	0.08	100			
Output Low (Sink) Current I <sub>OL</sub> Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA		
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-			
Output High (Source) Current, I <sub>OH</sub> Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA		
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-			
Output Voltage: Low-Level, V <sub>OL</sub> Max.	-	0.5	5		0.05			-	0	0.05	V		
	-	0.10	10		0.05			-	0	0.05			
	-	0.15	15		0.05			-	0	0.05			
Output Voltage: High-Level, V <sub>OH</sub> Min.	-	0.5	5		4.95			4.95	5	-	V		
	-	0.10	10		9.95			9.95	10	-			
	-	0.15	15		14.95			14.95	15	-			
Input Low Voltage, V <sub>IL</sub> Max.	0.5, 4.5	-	5		1.5			-	-	1.5	V		
	1, 9	-	10		3			-	-	3			
	1.5, 13.5	-	15		4			-	-	4			
Input High Voltage, V <sub>IH</sub> Min.	0.5, 4.5	-	5		3.5			3.5	-	-	V		
	1, 9	-	10		7			7	-	-			
	1.5, 13.5	-	15		11			11	-	-			
Input Current I <sub>IN</sub> Max.		0.18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA		

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub>=25°C; C<sub>L</sub>=50 pF.  
Input t<sub>r</sub>, t<sub>f</sub>= 20 ns, R<sub>L</sub>=200 kΩ

CHARACTERISTIC	TEST CONDITIONS			LIMITS ALL TYPES		UNITS
	V <sub>DD</sub> VOLTS	TYP.	MAX.	TYP.	MAX.	
Propagation Delay Time t <sub>PHL</sub> , t <sub>PLH</sub> E <sub>I</sub> to E <sub>O</sub> , E <sub>I</sub> to GS	5	110	220	ns		
	10	55	110			
	15	45	85			
E <sub>I</sub> to Q <sub>M</sub> , D <sub>n</sub> to GS	5	170	340	ns		
	10	85	170			
	15	65	125			
D <sub>n</sub> to Q <sub>M</sub>	5	220	440	ns		
	10	110	220			
	15	85	160			
Transition Time t <sub>THL</sub> , t <sub>TLH</sub>	5	100	200	ns		
	10	50	100			
	15	40	80			
Input Capacitance C <sub>IN</sub>	Any Input	5	7.5	pF		




Fig. 4 – Minimum output high (source) current characteristics.




Fig. 5 – Typical propagation delay (D<sub>n</sub> to Q<sub>m</sub>) vs. supply voltage.




Fig. 6 – Typical propagation delay (E<sub>I</sub> to GS, E<sub>I</sub> to EO) vs. load capacitance.




Fig. 7 – Typical propagation delay (D<sub>n</sub> to Q<sub>m</sub>) vs. load capacitance.

## CD4532B Types




Fig. 8 — CD4532 logic diagram.




Fig. 9 — Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. frequency.




Fig. 11 — Dynamic power dissipation test circuit.


Input								Output					
E1	D7	D6	D5	D4	D3	D2	D1	D0	GS	Q2	Q1	Q0	EO
0	X	X	X	X	X	X	X	X	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	X	X	X	X	X	X	X	1	1	1	1	0
1	0	1	X	X	X	X	X	X	1	1	1	0	0
1	0	0	1	X	X	X	X	X	1	1	0	1	0
1	0	0	0	1	X	X	X	X	1	1	0	0	0
1	0	0	0	0	0	1	X	X	1	0	1	0	0
1	0	0	0	0	0	0	1	X	1	0	0	1	0
1	0	0	0	0	0	0	0	1	1	0	0	0	0

X = Don't Care




Logic 1 ≡ High

Logic 0 ≡ Low

Fig. 12 — Quiescent device current test circuit.





## CD4532B Types



The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of  $-0.016$  mils to  $+0.016$  mils applicable to the nominal dimensions shown.

Dimensions and pad layout for CD4532BH.



Input										Output				
D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	GS	Q3'	Q2'	Q1'	Q0'
1	X	X	X	X	X	X	X	X	X	0	1	0	0	1
0	1	X	X	X	X	X	X	X	X	0	1	0	0	0
0	0	1	X	X	X	X	X	X	X	1	0	1	1	1
0	0	0	1	X	X	X	X	X	X	1	0	1	1	0
0	0	0	0	0	1	X	X	X	X	1	0	1	0	1
0	0	0	0	0	0	0	1	X	X	1	0	0	1	0
0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

X = Don't Care

Logic 1 ≡ High

Logic 0 ≡ Low