

Data sheet acquired from Harris Semiconductor SCHS015

CMOS NOR Gates

High-Voltage Types (20-Volt Rating)

Quad 2 Input — CD4001B Dual 4 Input — CD4002B Triple 3 Input — CD4025B

■ CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


CD4001B, CD4002B, CD4025B Types


Features:


- Propagation delay time = 60 ns (typ.) at C_L = 50 pF, V_{DD} = 10 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- 100% tested for maximum quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"







STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo	VIN	VDD						+25		UNITS
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	. ^
Current,		0,10	10	0.5	0.5	15	15	-	0.01	0.5	
IDD Max.	_	0,15	15	1	1	30	30		0.01	1	μΑ
	_	0,20	20	5	5	150	.150	_	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	_	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
TOH WIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:		0,5	5	0.05				-	0	0.05	
Low-Level, VOL Max.	_	0,10	10	0.05				-	0	0.05	v
VOL Wax.		0,15	15	0.05			-	0	0.05		
Output Voltage:		0,5	5	4.95			4.95	5			
High Level	_	0,10	10	9.95				9.95	10	-	
VOH Min.	-	0,15	15	14.95			14.95	15	-		
Input Low	0.5,4.5	_	5		1	.5		_	_	1.5	
Voltage,	1,9	_	10			3				3	
VIL Max.	1.5,13.5	-	15	4				_	4	V	
Input High Voltage, VIH Min.	0.5	+	5	3.5 3.5			_	_	v		
	.1		10	7			7		-		
	1.5	_	15		- 1	1		11]	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10~5	±0.1	μА

CD4001B, CD4002B, CD4025B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	٧

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$; Input t_f , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200k\Omega$

CHARACTERISTIC	TEST CONDI	ALL 1	UNITS			
		V _{DD} VOLTS	TYP.	MAX.		
Propagation Delay Time,		5	125	250		
tPHL, tPLH		10	60	120	ns	
		15	45	90		
		5	100	200		
Transition Time,		10	50	100	ns	
tthe, tteh		15	40	80		
Input Capacitance, C _{IN}	Any Input		5	7.5	pF	




Fig. 1 - Typical voltage transfer characteristics.




Fig.2 - Typical power dissipation vs. frequency.




Fig.3 - Typical output low (sink) current characteristics.




Fig. 4 - Minimum output low (sink) current characteristics.

CD4001B, CD4002B, CD4025B Types




Fig.5 - Schematic and logic diagrams for CD4001B.




Fig. 6 - Schematic and logic diagrams for CD4002B.




Fig. 7 - Schematic and logic diagrams for CD4025B.




Fig. 8 - Typical output high (source) current characteristics.




Fig. 9 - Minimum output high (source) current characteristics.




Fig. 10 - Typical transition time vs. load capacitance.





Fig. 11 - Typical propagation delay time vs. load capacitance.

CD4001B, CD4002B, CD4025B Types



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated



>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > Gates and Inverters > <u>NOR Gates</u> >

CD4001B, CMOS Quad 2-Input NOR Gate

Device Status: Active

> Description

> Features

> Datasheets

> Pricing/Samples/Availability

- > Application Notes
- > Related Documents
- > Training

Parameter NameCD4001BVoltage Nodes (V)5, 10, 15

Description

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and suplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features

- Quad 2 Input CD4001B
- Dual 4 Input CD4002B
- Triple 3 Input CD4025B
- Propagation delay time = 60 ns (typ.) at $C_L = 50 \text{ pF}$, $V_{DD} = 10 \text{ V}$
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- 100% tested for maximum quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):

1 V at
$$V_{DD} = 5 \text{ V}$$

2 V at
$$V_{DD} = 10 \text{ V}$$

$$2.5 \text{ V} \text{ at V}_{DD} = 15 \text{ V}$$

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: schs015.pdf (206 KB)

Full datasheet in Zipped PostScript: schs015.psz (349 KB)

Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Qty	DSCC Number	Availability / Samples
89263AKB3T	<u>WR</u>	16	-55 TO 125	OBSOLETE				
CD4001BE	N	14	-55 TO 125	ACTIVE	0.28	25		Check stock or order
CD4001BF	<u>J</u>	14	-55 TO 125	ACTIVE	2.44	1		Check stock or order
CD4001BF3A	<u>J</u>	14	-55 TO 125	ACTIVE	2.87	1		Check stock or order

CD4001BM	D	14	-55 TO 125	ACTIVE	0.34	50	Check stock or order
CD4001BM96	D	14	-55 TO 125	ACTIVE	0.36	2500	Check stock or order
CD4001BNSR	<u>NS</u>	14	-55 TO 125	ACTIVE	0.38	2000	Check stock or order
CD4001BPW	<u>PW</u>	14	-55 TO 125	OBSOLETE			
CD4001BPWR	<u>PW</u>	14	-55 TO 125	ACTIVE	0.30	2000	Check stock or order
JM38510/05252BCA	<u>J</u>	14	-55 TO 125	ACTIVE	14.61	1	Check stock or order

Application Reports

View Application Reports for <u>Digital Logic</u>

Related Documents

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 8/30/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u>

